

Funções e Portas Lógicas

prof. Michel Robert Veiga

Portas lógicas

- E ou AND
- OU ou OR
- NÃO ou NOT
- NÃO E, NE ou NAND
- NÃO OU, NOU ou NOR

Estados

● 0 e 1

- Verdadeiro e falso
- Portão aberto e fechado
- Aparelho ligado e desligado
- Ausência e presença de tensão

Obs: ausência de tensão não é o mesmo que circuito aberto, e sim ligado ao terra ou negativo do circuito.

Eletrônica E ou AND




Tabela Verdade E ou AND

- 1 na saída sempre que todas entradas iguais a 1


A	B	S
0	0	0
0	1	0
1	0	0
1	1	1

INPUTS		OUTPUT Y
A	B	
H	H	H
L	X	L
X	L	L


Simbologia

E ou AND

● $Y = A.B$



Simulação E ou AND



http://www.ti.com/ Google AVG powered by YAHOO! SEARCH Search Active Surf-Shield Search-Shield AVG Info Google Go Bookmarks 14 blocked AutoFill Settings Analog Technologies, Semiconductors, Digital Si... Home Feed Print Page Tools

TI Worldwide: U.S. | 简体中文 | 日本語 | Contact Us | my.TI Login


All Searches | Cross Reference

Search by Keyword

GO

Search by Part Number

GO



Timing is everything.

Enhance your processor, high-speed data converter, and interface devices

- Best-in-class jitter performance
- Wide input/output frequency range
- Highly integrated fanout buffers

▶ TI's clocks and timers

Discover the **MSP430F5xx** difference

More ▶



2008-2009

Power Supply Design Seminar



Register today! ▶



Products

Semiconductors:

- Amplifiers & Linear
- Clocks & Timers
- Data Converters
- Interface
- Logic
- Power Management
- Processors
 - DSP - Digital Signal Processing
 - Microcontrollers (MCU)
- RFID Systems
- RF/IF & ZigBee® Solutions
- Switches & Multiplexers

Applications

Audio
Automotive
Broadband
Communications & Telecom
Computers & Peripherals
Consumer Electronics
Industrial
Medical
Security
Space, Avionics, & Defense
Video & Imaging
Wireless

Design Support

Find technical documents by product:

Select Product Group

Select Document Type

GO

Contact Technical Support
Quality & Lead-Free (Pb-Free) Data KnowledgeBase
Training & Events
Developer & Design House Network
TI Developer Conference
Analog eLAB™ Design Center
Sign Up for Email Alerts

Sample & Buy

Get Samples

Pricing & Availability
TI eStore
Semiconductor Distributors
Sales Representatives

my.TI

my.TI allows you to order free samples, manage your newsletters and email preferences, sign up for training events and more.

http://focus.ti.com/logic/docs/logichome.tsp?sectionId=450&familyId=1&DCMP=TIHomeTracking&HQS=... Google

AVG powered by YAHOO! SEARCH Search Active Surf-Shield Search-Shield AVG Info

Google Go Bookmarks 14 blocked AutoFill Settings

TI Standard Logic Products & Solutions | Texas In...



[Contact Us](#) | [TI Worldwide: United States](#) | [my.TI Login](#)

[Products](#) [Applications](#) [Design Support](#) [Sample & Buy](#)

[All Searches](#)

Search by Keyword

GO

Search by Part Number

GO

[TI Home](#) > [Logic](#)

Logic

[Cross Reference](#) [Logic Design Support](#) [Logic Packaging](#) [Selection & Solution Guides](#) [Application Notes](#)

TI is your source for Standard Logic ICs including Switches, Translation, I²C, Interface, Little Logic, Gates, Inverters, Flip-Flops, and FIFOs.

Product Tree

Buffers, Drivers and Transceivers (849)

- [Inverting Buffers and Drivers \(211\)](#)
- [Non-Inverting Buffers and Drivers \(313\)](#)
- [Parity Transceivers \(10\)](#)
- [Registered Transceivers \(122\)](#)
- [Standard Transceivers \(194\)](#)

Flip-Flops, Latches and Registers (482)

- [D-Type \(3-State\) Flip-Flops \(141\)](#)
- [D-Type Flip-Flops \(97\)](#)
- [D-Type Latches \(132\)](#)
- [J-K Flip-Flops \(26\)](#)
- [Other Latches \(18\)](#)
- [Shift Registers \(69\)](#)

Gates (317)

- [AND Gates \(70\)](#)
- [Configurable Gates \(6\)](#)
- [Exclusive NOR Gates \(XNOR\) \(4\)](#)
- [Exclusive OR Gates \(XOR\) \(29\)](#)
- [NAND Gates \(110\)](#)
- [NOR Gates \(51\)](#)
- [OR Gates \(48\)](#)

Find a Device by Technology Family

- Select a Technology Family -

Go

[View all technology families](#)

Logic Design Support

[see all](#)

Selection & Solution Guides

[Logic Selection Guide 2007 \(Rev. Z\) \(4462 KB\)](#)

[Standard Linear & Logic 5-Minute Guide \(786 KB\)](#)

[more](#)

Other Technical Documents

[Application Notes](#)

[Models](#)

[User Guides](#)

[Block Diagrams](#)

New Products

[see all](#)

SN74AVC2T245: Dual-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs

SN74AVC4T774: 4-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs

SN74AUP2G08: Low-Power Dual 2-Input Positive-AND Gate

SN74AUP2G126: Low-Power Dual Bus Buffer Gate With 3-State Outputs

TXS0101: 1-Bit Bidirectional Voltage-Level Translator for Open-Drain Application




TXS0102: 2-Bit Bidirectional Voltage-Level Translator for Open-Drain Application

TXS0104E: 4-Bit Bidirectional Voltage-Level Translator for Open-Drain Applications

SN74AC08

Texas Instruments

- Quadruple 2-Input Positive AND Gates
- [Ver data sheet – folha de dados - sn74ls08.pdf](#)



OU ou OR




Tabela Verdade OU ou OR

- 1 na saída sempre que pelo menos uma entrada igual a 1


A	B	S
0	0	0
0	1	1
1	0	1
1	1	1

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L


Simbologia

OU ou OR

● $Y = A + B$



Simulação OU ou OR




SN74AC32


Texas Instruments

- Quadruple 2-Input Positive OR Gates

- [sn74ac32 - OR.pdf](#)



Eletrônica NÃO ou NOT



● NOT.DSN

Tabela Verdade NÃO ou NOT

- Saída igual inverso da entrada


A	S
0	1
1	0

INPUT A	OUTPUT Y
H	L
L	H


Simbologia NÃO ou NOT

- $Y = \bar{A}$

- $Y = A'$



Simulação NÃO ou NOT






HD74LS04


Hitachi

- NOT Gates

- [HD74LS04.pdf](#)



Exemplo Prático



Problema do Motor de Passo

- Dados do problema:
 - Um motor de passo de 4 fios pode ser ativado de 3 formas diferentes
 - Passo completo 1
 - Passo completo 2
 - Meio Passo
 - Seu acionamento pode ser feito via porta paralela do computador que tem 8 bits de saída
 - Para acionar 2 motores com 4 bits cada utiliza-se todos os 8 bits da porta paralela
 - Pergunta-se, utilizando o conhecimento de portas NOT, como é possível ativar mais de 2 motores?


Problema do Motor de Passo

Passo completo 1				
tempo	b1	b2	b3	b4
t1	1	0	0	0
t2	0	1	0	0
t3	0	0	1	0
t4	0	0	0	1


Passo completo 2				
tempo	b1	b2	b3	b4
t1	1	1	0	0
t2	0	1	1	0
t3	0	0	1	1
t4	1	0	0	1

Meio Passo				
tempo	b1	b2	b3	b4
t1	1	0	0	0
t2	1	1	0	0
t3	0	1	0	0
t4	0	1	1	0
t5	0	0	1	0
t6	0	0	1	1
t7	0	0	0	1
t8	1	0	0	1

Exercício



Exercício




A	B	C	D	S
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	
0	0	0	0	




Sensor de fim de curso

- Sensor mecânico de toque
- Detectar final de curso
- Pode ser usado como referência 0 (zero)




Sensor de fim de curso

NA – Normal Aberto




Sensor de fim de curso

NA – Normal Aberto




Sensor de fim de curso

NF – Normal Fechado



Sensor de fim de curso

NF – Normal Fechado



Eletrônica NÃO E, NE ou NAND




Tabela Verdade

NÃO E, NE ou NAND

- Inverso da função AND

A	B	S
0	0	1
0	1	1
1	0	1
1	1	0


INPUTS		OUTPUT Y
A	B	
H	H	L
L	X	H
X	L	H

Simbologia


NÃO E, NE ou NAND

- $Y = \overline{(A.B)}$

- $Y = (A.B)'$



Simulação NÃO E ou NAND






SN74LVC00

Texas Instruments

- Quadruple 2-Input Positive NAND Gates

- [sn74lvc00a - NAND.pdf](#)



Eletrônica

NÃO OU, NOU ou NOR




Tabela Verdade

NÃO OU, NOU ou NOR

- Inverso da função OU

A	B	S
0	0	1
0	1	0
1	0	0
1	1	0


INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

Simbologia


NÃO OU, NOU ou NOR

- $Y = \overline{A+B}$

- $Y = (A+B)'$



Simulação NÃO OU ou NOR






SN74AHC02


Texas Instruments

- Quadruple 2-Input Positive NOR Gates


- [Capitulo 01 SI1\CIs Portas Logicas\sn74ahc02 - NOR.pdf](#)



Quadro Resumo

BLOCOS LÓGICOS BÁSICOS																			
Porta	Símbolo Usual	Tabela da Verdade	Função Lógica	Expressão															
E AND		<table><tr><th>A</th><th>B</th><th>S</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	S	0	0	0	0	1	0	1	0	0	1	1	1	Função E: assume 1 quando todas as variáveis forem 1 e 0 nos outros casos.	$S = AB$
A	B	S																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	
OU OR		<table><tr><th>A</th><th>B</th><th>S</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	S	0	0	0	0	1	1	1	0	1	1	1	1	Função OU: assume 0 quando todas as variáveis forem 0 e 1 nos outros casos.	$S = A + B$
A	B	S																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	

Quadro Resumo

BLOCOS LÓGICOS BÁSICOS																			
Porta	Símbolo Usual	Tabela da Verdade	Função Lógica	Expressão															
NÃO NOT INVERSOR		<table><tr><th>A</th><th>S</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	S	0	1	1	0	Função NÃO: inverte a variável aplicada à sua entrada.	$S = \overline{A}$									
A	S																		
0	1																		
1	0																		
NE NAND		<table><tr><th>A</th><th>B</th><th>S</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	S	0	0	1	0	1	1	1	0	1	1	1	0	Função NE: inverso da função E.	$S = \overline{AB}$
A	B	S																	
0	0	1																	
0	1	1																	
1	0	1																	
1	1	0																	
NOU NOR		<table><tr><th>A</th><th>B</th><th>S</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	S	0	0	1	0	1	0	1	0	0	1	1	0	Função NOU: inverso da função OU.	$S = \overline{A + B}$
A	B	S																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	0																	