

## RS485 / SPI / I<sup>2</sup>C

---

Jun Okamoto Jr.

---

---

---

---

---

---

---

---

---

---

## RS485

---

---

---

---

---

---

---

---

---

---

## Características Gerais

---

- Usado em sistemas de controle industrial
  - ex: Modbus, Profibus
- Somente padrão de interface elétrica (≠ RS232 que padroniza tudo)
  - transmissão diferencial com 2 fios
- Longas distâncias (até 1.200 m ≅ 4.000 ft.)
- Master / slave (half-duplex)
  - Full-duplex possível com 4 fios
- 32 transmissores / 32 receptores (256 possível)

---

---

---

---

---

---

---

---

---

---

## Padrão RS485

- Lógico (não padrão)
  - Assíncrono, n-bits (8 ou 9), taxa de baud (= RS232)
- Elétrico (padrão)
  - Driver diferencial, sinais A e B ( $\neq$  RS232)
  - H:  $V_{OA}-V_{OB} < -200$  mV; L:  $V_{OA}-V_{OB} > +200$  mV
- Mecânico (não padrão)
  - normalmente, bone 2 pinos ( $\neq$  RS232)




## RS232 x RS485

Characteristics of RS232 and RS485		
Parameter	RS232	RS485
Cabling	Single-ended	Differential
Numbers of devices	1 transmitter 1 receiver	32 transmitters 32 receivers
Mode of operation	Simplex or full duplex	Simplex or half duplex
Maximum cable length	50 feet	4000 feet
Maximum data rate	20 kbits/s	10 Mbits/s
Signaling	unbalanced	balanced
Typical logic levels	$\pm 5 \sim \pm 15$ V	$\pm 1.5 \sim \pm 6$ V
Minimum receiver input impedance	$3 \sim 7$ k $\Omega$	12k $\Omega$
Receiver sensitivity	$\pm 3$ V	$\pm 200$ mA


[http://www.sopto.com/protocol\\_converter\\_tdmosp/article-3611.shtml](http://www.sopto.com/protocol_converter_tdmosp/article-3611.shtml)

## Topologias de rede




<http://www.conceptdraw.com/How-To-Guide/picture/Computer-and-networks-Common-network-topologies.png>

## Topologia da rede para RS485: Barramento ou bus




<https://www.cdsystems.com.br/rs485/>

## Par trançado: imunidade ao ruído



<https://www.reweb.com/quizzes/twisted-pairs>

## RS485 no PI-7



# SPI

---

---

---

---

---

---

---

---

---

---

## Características Gerais

- Master / Slave (~full-duplex)
- Síncrono, n-bits de dados, bidirecional
- Sinais: MOSI, MISO, SCLK, SS
- Taxa de transferência de MHz
- Ajuste de polaridade e fase do clock do Master de acordo com o suportado pelo Slave
- Implementação de software simples

---

---

---

---

---

---


---

---

---

---

## Funcionamento básico



---

---

---

---

---

---


---

---

---

---


# Topologia



[https://en.wikipedia.org/wiki/Serial\\_Peripheral\\_Interface\\_Bus#/media/File:SPI\\_three\\_slaves.svg](https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus#/media/File:SPI_three_slaves.svg)

# Módulo SPI no PIC 16F886 (Master ou Slave)

Figura 13-1: MSSP Block Diagram (SPI mode) do data sheet, p. 187




```
// Para usar o módulo SPI do PIC
// deve-se programar os TRISxx

// 0 TRISC4 para o SCK é
// controlado automaticamente
// pelo módulo SPI do PIC
TIRSC5 = 0; // SDO é saída
TRISC3 = 0; // SCK é saída
// se for modo
// MASTER ou
TRISC3 = 1; // SCK é entrada
// se for modo SLAVE
TRISA5 = 1; // SS é entrada e é
// somente usado em
// modo SLAVE
```

# Modo Master: Clock do SPI e Amostragem do SDI

Figura 13-2: SPI Mode waveform (Master mode) do data sheet, p. 189



# Programação do SPI no PIC

## REGISTER 13-1: SSPSTAT: SSP STATUS REGISTER

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF	
bit 7							bit 0	

**SMP:** Sample bit  
**SPI Master mode:**  
 1 = Input data sampled at end of data output time  
 0 = Input data sampled at middle of data output time  
**SPI Slave mode:**  
 SMP must be cleared when SPI is used in Slave mode

**BF:** Buffer Full Status bit  
**Receive (SPI and I<sup>2</sup>C modes):**  
 1 = Receive complete, SSPBUF is full  
 0 = Receive not complete, SSPBUF is empty

**CKE:** SPI Clock Edge Select bit  
**CKP = 0:**  
 1 = Data transmitted on falling edge of SCK  
 0 = Data transmitted on rising edge of SCK  
**CKP = 1:**  
 1 = Data transmitted on rising edge of SCK  
 0 = Data transmitted on falling edge of SCK

# Programação do SPI no PIC

## REGISTER 13-2: SSPCON: SSP CONTROL REGISTER 1

R/W-0							
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0

**SSPOV:** Receive Overflow Indicator bit  
**In SPI mode:**  
 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).  
 0 = No overflow


**SSPEN:** Synchronous Serial Port Enable bit  
**In both modes, when enabled, these pins must be properly configured as input or output**  
**In SPI mode:**  
 1 = Enables serial port and configures SCK, SDO, SDI and SS as the source of the serial port pins  
 0 = Disables serial port and configures these pins as I/O port pins

**CKP:** Clock Polarity Select bit  
**In SPI mode:**  
 1 = Idle state for clock is a high level  
 0 = Idle state for clock is a low level



**SSPM<3:0>:** Synchronous Serial Port Mode Select bits  
 0000 = SPI Master mode, clock = Fosc/4  
 0001 = SPI Master mode, clock = Fosc/16  
 0010 = SPI Master mode, clock = Fosc/64  
 0011 = SPI Master mode, clock = TM2 output/2  
 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled  
 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin

# Exercício

- Programar módulo SPI do PIC 16F886, com clock de 20MHz, em modo MASTER para acessar a memória EEPROM 25LCxxxx




Name	Function
CS	Chip Select
SO	Serial Data Output
WP	Write-Protect
Vss	Ground
SI	Serial Data Input
SCK	Serial Clock Input
HOLD	Hold Input
Vcc	Supply Voltage






## Topologia (single MASTER)




<http://www.analog.com/en/technical-articles/i2c-primer-what-is-i2c-part-1.html>

## Condição de Start e Stop



<http://i2c.info/i2c-bus-specification>


## Transferência de dados



<http://i2c.info/i2c-bus-specification>



## Modo MASTER: Condição Repeat Start



MASTER faz SDA HIGH enquanto mantém SCL em LOW por 1 período de clock

MASTER faz SCL HIGH por 1 período de clock

MASTER faz SDA LOW enquanto mantém SCL em HIGH por 1 período de clock

Figura 13-14: Repeat Start Condition Waveform do data sheet do PIC 16F886, p. 201

## Modo MASTER: General Call



1. MASTER envia endereço com 7-bits ZERO em operação de WRITE

2. Neste caso todos os SLAVES recebem a mensagem


3. O SLAVE que for tratar a mensagem responde com ACK. Pode ser mais de um.

4. O MASTER não consegue distinguir quais SLAVES responderam com ACK, mas continua a transmissão de dados

adaptado de <http://2c.info/i2c-bus-specification>

## Modo multi-MASTER: Colisão e arbitragem

- Exemplo de colisão em SDA



Lembrando que SDA pode mudar quando SCL é LOW e SDA deve ficar estável quando SCL é HIGH

1. MASTER coloca SCL em HIGH
2. Em todo SDA HIGH, o MASTER confere o SDA. Se estiver diferente do que deveria, uma colisão é detectada


Figura 13-20: Bus collision timing for transmit and acknowledge do data sheet do PIC 16F886, p. 207

## Módulo I<sup>2</sup>C no PIC 16F886

- Funciona em modo Master ou modo Slave
- Só funciona por interrupção
- Tratamento automático para:
  - Repeated start
  - General Call
  - Collision


## Módulo I<sup>2</sup>C no PIC 16F886 (Slave)

Figura 13-6: MSSP Block Diagram (I<sup>2</sup>C mode) do data sheet, p. 193



## Módulo I<sup>2</sup>C no PIC 16F886 (Master)

Figura 13-10: MSSP Block Diagram (I<sup>2</sup>C master mode) do data sheet, p. 197



## Programação do SPI no PIC

REGISTER 13-1: SSPSTAT: SSP STATUS REGISTER

R/W-0	R/W-0	R-0							
SMP	CKE	DA	P	S	R/W	UA	BF		
								bit 7	bit 0

- SMP:** Sample bit  
**In I<sup>2</sup>C Master or Slave mode:**  
 1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)  
 0 = Slew rate control enabled for high speed mode (400 kHz)
- DA:** Data/Address bit (I<sup>2</sup>C mode only)  
 1 = Indicates that the last byte received or transmitted was data  
 0 = Indicates that the last byte received or transmitted was address
- P:** Stop bit  
**(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)**  
 1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)  
 0 = Stop bit was not detected last
- S:** Start bit  
**(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)**  
 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)  
 0 = Start bit was not detected last
- R/W:** Read/Write bit information (I<sup>2</sup>C mode only)  
**In I<sup>2</sup>C Slave mode:**  
 1 = Read  
 0 = Write  
**In I<sup>2</sup>C Master mode:**  
 1 = Transmit is in progress  
 0 = Transmit is not in progress
- UA:** Update Address bit (10-bit I<sup>2</sup>C mode only)  
 1 = Indicates that the user needs to update the address in the SSPADD register  
 0 = Address does not need to be updated
- BF:** Buffer Full Status bit  
**Receive (SPI and I<sup>2</sup>C modes):**  
 1 = Receive complete, SSPBUF is full  
 0 = Receive not complete, SSPBUF is empty  
**Transmit (I<sup>2</sup>C mode only):**  
 1 = Data transmit in progress, SSPBUF is full  
 0 = Data transmit complete, SSPBUF is empty

## Programação do SPI no PIC

REGISTER 13-2: SSPCON: SSP CONTROL REGISTER 1

R/W-0									
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
								bit 7	bit 0

- WCOL:** Write Collision Detect bit  
**Master mode:**  
 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started  
 0 = No collision  
**Slave mode:**  
 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)  
 0 = No collision
- SSPOV:** Receive Overflow Indicator bit  
**In SPI mode:**  
 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).  
 0 = No overflow
- SSPEN:** Synchronous Serial Port Enable bit  
**In both modes, when enabled, these pins must be manually configured as input or output.**  
**In I<sup>2</sup>C mode:**  
 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins  
 0 = Disables serial port and configures these pins as I/O port pins
- CKP:** Clock Polarity Select bit  
**In I<sup>2</sup>C Slave mode, SCK release control:**  
 1 = Release clock  
 0 = Holds clock low (clock stretch).  
**In I<sup>2</sup>C Master mode:**  
 Unused in this mode
- SSPM<3:0>:** Synchronous Serial Port Mode Select bits  
 0110 = I<sup>2</sup>C Slave mode, 7-bit address  
 0111 = I<sup>2</sup>C Slave mode, 10-bit address  
 1000 = I<sup>2</sup>C Master mode, clock = F<sub>OSC</sub> / (4 \* (SSPADD+1))  
 1001 = Load Mask function  
 1010 = Reserved  
 1011 = I<sup>2</sup>C firmware controlled Master mode (Slave idle)  
 1100 = Reserved  
 1101 = Reserved  
 1110 = I<sup>2</sup>C Slave mode, 7-bit address with Start and Stop bit interrupts enabled  
 1111 = I<sup>2</sup>C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

## Exercício para casa

- Configurar o módulo I<sup>2</sup>C do PIC 16F886 em modo SLAVE, com endereço de 7-bits.
- Programar a máscara 0x7f e o endereço do SLAVE como sendo 0x55.
- Escrever a rotina de tratamento de interrupção para receber dados e colocá-los num buffer que possa ser acessado do programa principal
- Escrever a rotina de tratamento de interrupção para enviar dados de um buffer. A quantidade de bytes a serem transmitidos é determinada por uma variável global.