

Positive Sequence Tracking Phase Locked Loops: A Unified Graphical Explanation

L. Matakas Junior *, **, W. Komatsu *, and F. O. Martinz *

* Polytechnic School of the University of Sao Paulo, Electrical Energy and Automation Dept., Av. Prof. Luciano Gualberto, 13, n.158, 05508-900 Sao Paulo, SP, Brazil

** Pontifical Catholic University of Sao Paulo, Dept. of Engineering, R. Marques de Paranagua, 111, 01303-050, Sao Paulo, SP, Brazil

Abstract-- This paper presents a graphical analysis which explains several three-phase Phase-Locked Loop (PLL) algorithms based on the detection of the positive-sequence component of the power system. It is shown that, by employing vector algebra (dot, inner or scalar product) and space vectors concepts, several PLLs methods presented in literature may be represented by a unique theory.

Index Terms-- Phased Locked Loop (PLL), three phase PLL, positive sequence tracking PLLs, Synchronization, Utility-Connected Systems.

I. INTRODUCTION

Phase-Locked Loops (PLL) are methods to achieve synchronization of signals, usually employed in communication, control, automation and instrumentation systems. With the development of power electronic based devices connected to AC power systems, i.e. Dynamic Voltage Restorers [10], Converters connected to alternative energy systems [13], FACTS [10,13] or Active Filters [1], PLL algorithms have been widely used in power systems. In these applications, the PLL must assure frequency and phase angle synchronism with the positive sequence component, even with harmonic distortion and unbalance at the grid, since this is the component of interest for generation, transmission or power consumption. This paper compares and analyzes only positive sequence based three-phase PLL techniques.

Figure 1 shows the topology of a three-phase PLL applied to power systems, considering instantaneous voltages in a, b, c system [1],[2],[3]. Fig. 7 presents

another consolidated strategy presented in literature in terms of $\alpha\beta$ components [4], known as p-PLL or q-PLL [6],[7],[8]. Fig. 8 shows the most common representation of positive sequence PLLs, which is based on d,q synchronous reference frame [9], [10], [11], [12], [13], [14], [15], [16].

This paper shows that the techniques of [1]-[16] are all the same and proposes an intuitive graphical explanation to these algorithms, based on Space Vectors. Moreover, comparison shows that main differences of these techniques are the coordinate system implementation and the topology of filtering functions. The stability analysis and locking conditions graphical explanations of the algorithms are also presented.

II. PLL ALGORITHM IN abc FRAME

In this paper, the PLL is represented as a control system (Fig. 1), where the control objective is to force the dot product $y(t)$ between PLL instantaneous voltage vector $\vec{V}_{PLL} = \vec{V}_{PLL}(t) = [v_{PLL_a}(t) \ v_{PLL_b}(t) \ v_{PLL_c}(t)]^T$ and the mains instantaneous voltage vector $\vec{V} = \vec{V}(t) = [v_a(t) \ v_b(t) \ v_c(t)]^T$ to be null, that is, to assure orthogonality between these vectors. The dot product error ϵ is the input of controller $G_C(s)$, usually a Proportional Integral (PI) type, whose output is in general added to the mains frequency ω_{MAINS} to minimize control effort. The output of the Controller Block $G_C(s)$ is the PLL angular frequency reference ω_{PLL} , i.e., the frequency to be synthesized by the three-phase Voltage Controlled




Fig.1 PLL representation in abc coordinate system.

Oscillator (VCO). The plant is composed by the VCO and by a dot product based phase detector. The phase detector may employ filtering actions on either the mains voltages [14],[15],[16], or on output of the Dot Product Block [1],[2],[6] to attenuate high order components (caused by harmonics and negative sequence).

A. Space vectors: Definitions and adopted notation

In Fig. 2, the instantaneous mains voltages $v_a(t)$, $v_b(t)$ and $v_c(t)$ and an orthonormal basis composed by the unitary vectors \vec{a} , \vec{b} and \vec{c} , define the mains voltage space vector [5]:

$$\vec{V} = \vec{V}(t) = v_a(t) \cdot \vec{a} + v_b(t) \cdot \vec{b} + v_c(t) \cdot \vec{c} \quad (1)$$

The zero-sequence instantaneous voltage, from (3), is equal to:

$$v_0(t) = (v_a(t) + v_b(t) + v_c(t)) / \sqrt{3} \quad (2)$$

If $v_0(t) = 0$, $v_a(t) + v_b(t) + v_c(t) = 0$ defines the $\alpha\beta\theta$ plane of Fig. 2. In three-phase three-wire systems, the vector \vec{V} is in this plane. It is convenient to adopt the $\vec{\alpha}, \vec{\beta}, \vec{\theta}$ basis, where the $\vec{\alpha}, \vec{\beta}$ vectors, which are perpendicular between each other, belong to the plane and $\vec{\theta}$ is orthogonal to this plane. The $\vec{\alpha}$ component is parallel to the projection of \vec{a} onto the α, β plane. The relationship between \vec{V} coordinates in abc and $\alpha\beta\theta$ base is given by (3) [4].

$$\begin{bmatrix} v_0(t) \\ v_\alpha(t) \\ v_\beta(t) \end{bmatrix} = \sqrt{\frac{2}{3}} \cdot \begin{bmatrix} 1/\sqrt{2} & 1/\sqrt{2} & 1/\sqrt{2} \\ 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \cdot \begin{bmatrix} v_a(t) \\ v_b(t) \\ v_c(t) \end{bmatrix} \quad (3)$$

$$\vec{V}_{0\alpha\beta} = \mathbf{M} \vec{V}_{abc}$$




Fig. 2. Coordinate systems abc and $\alpha\beta\theta$ and vector \vec{V} .

Equation (3) is an orthogonality transformation, i.e. $\mathbf{M}^{-1} = \mathbf{M}^T$, in which the amplitude and the relative position between the space vectors \vec{V}_{abc} and $\vec{V}_{\alpha\beta\theta}$ are unaltered when this transformation is applied. In this paper, the coordinate systems transformations from abc to $\alpha\beta\theta$ are applied in order to present the algorithm in a more didactic way. However, it shall be noted that the implementation of the PLL may be done in any coordinate system (abc , $\alpha\beta\theta$ or $\text{dq}\theta$).

In this way, a set of positive sequence h -order harmonic voltages, $v_{ha}^+(t), v_{hb}^+(t), v_{hc}^+(t)$, with a peak value of V_h^+ , generates the vector \vec{V}_h^+ :

$$\vec{V}_h^+ = \vec{V}_h^+(t) = [v_{ha}^+(t) \ v_{hb}^+(t) \ v_{hc}^+(t)]^T \quad (4)$$

The projection of the vector \vec{V}_h^+ on the (α, β) plane has the same amplitude V_h^+ , and rotates with $h\omega$ angular frequency (speed) in the counterclockwise direction (Fig. 3a).




Fig. 3. Mains voltage harmonics space vector projection on $\alpha\beta$ -plane.
(a) Positive sequence harmonics. (b) Negative sequence harmonics.

A set of negative sequence h -order harmonic voltages defined as $v_{ha}^-(t), v_{hb}^-(t), v_{hc}^-(t)$ generates the vector \vec{V}_h^- , with a peak value of V_h^- :

$$\vec{V}_h^- = \vec{V}_h^-(t) = [v_{ha}^-(t) \ v_{hb}^-(t) \ v_{hc}^-(t)]^T \quad (5)$$

The projection of the vector $\vec{V}_h^-(t)$ on the α, β plane, has the same amplitude V_h^- and rotates with $h\omega$ angular frequency (speed) in the clockwise direction (Fig. 3b).

A set of zero sequence h -order harmonic voltages is defined as $v_{ha}^0(t), v_{hb}^0(t), v_{hc}^0(t)$ and generates the vector \vec{V}_h^0 :

$$\vec{V}_h^0 = \vec{V}_h^0(t) = [v_{ha}^0(t) \ v_{hb}^0(t) \ v_{hc}^0(t)]^T \quad (6)$$

The vector \vec{V}_h^0 with variable amplitude, is always perpendicular to the α, β plane and thus parallel to $\vec{\theta}$ axis.

B. Dot Product Analysis

In Fig. 1, VCO block generates a set of three, positive sequence, sinusoidal voltages $v_{PLL_a}(t), v_{PLL_b}(t), v_{PLL_c}(t)$ at the angular frequency ω_{PLL} , associated with the positive sequence vector \vec{V}_{PLL} :

$$\vec{V}_{PLL} = \vec{V}_{PLL}(t) = [v_{PLL_a}(t) \ v_{PLL_b}(t) \ v_{PLL_c}(t)]^T \quad (7)$$

The superscript '+' was dropped in all signals and vectors related to the PLL, because they are always positive sequence ones. \vec{V}_{PLL} will always be in the $\alpha\beta$ plane.

The dot product between \vec{V}_{PLL} vector and the mains voltage vector \vec{V} (Fig. 4) is given by:

$$\vec{V}_{PLL} \cdot \vec{V} = \vec{V}_{PLL} \cdot \left(\vec{V}_1^+ + \vec{V}_1^- + \vec{V}_1^0 + \sum_2^N \vec{V}_h^+ + \sum_2^N \vec{V}_h^- + \sum_2^N \vec{V}_h^0 \right) \quad (8)$$

Equation (8) is expanded as:

$$\begin{aligned} \vec{V}_{PLL} \cdot \vec{V} = & \underbrace{\vec{V}_{PLL} \cdot \vec{V}_1^+}_I + \underbrace{\vec{V}_{PLL} \cdot \vec{V}_1^-}_II + \underbrace{\vec{V}_{PLL} \cdot \vec{V}_1^0}_III + \\ & + \underbrace{\sum_2^N \vec{V}_{PLL} \cdot \vec{V}_h^+}_IV + \underbrace{\sum_2^N \vec{V}_{PLL} \cdot \vec{V}_h^-}_V + \underbrace{\sum_2^N \vec{V}_{PLL} \cdot \vec{V}_h^0}_VI \end{aligned} \quad (9)$$

In (9), the instantaneous values of terms III and VI, which include mains voltage zero sequence components, are null, since the \vec{V}_h^0 ($h=1\dots n$) vectors are parallel to the $\vec{0}$ axis and consequently are perpendicular to the α, β plane and to \vec{V}_{PLL} vector. Consequently, this PLL is not affected by zero sequence components in the mains voltages.

The term I of (9) corresponds to the dot product of synchronous vectors with phase displacement $\delta = \phi_1^+ - \theta_{PLL}$ (see Fig. 4):

$$\vec{V}_{PLL} \cdot \vec{V}_1^+ = |\vec{V}_{PLL}| \cdot |\vec{V}_1^+| \cdot \cos(\delta) \quad (10)$$

The terms II, IV and V of (9) correspond to the dot product between vectors with non-zero relative angular frequency, resulting in a non-zero instantaneous voltage with null mean value. In particular, the relative angular frequency between vectors of term II is equal to 2ω , which is the lowest frequency that the filters in the plant of Fig. 1 must attenuate. The 2ω component will be feed-forwarded through $G_C(s)$, and appear in the ω_{PLL} signal, producing a frequency modulation in the VCO input. This results in distorted signals at the VCO output.




Fig. 4. Dot product between \vec{V}_{PLL} and \vec{V} space vectors.

The filters of Fig. 1 may be implemented by means of a PI Controller [1],[2],[6], Double Synchronous Reference Frame [15], Sinusoidal Signal Integrator [14] or by the extraction of positive and negative sequence methods [16]. Some authors consider that the loop filter implementation is done by the PI Controller and the inherent filtering action of the plant, since the VCO is modeled as an integrator [9], [10], [11].

The dynamic response of the PLL is strictly related to its application and to the design of the controller and of the filter(s) of Fig. 1. For instance, in a Dynamic Voltage Restorer [10], in the occurrence of voltage sags and swells the PLL should not quickly track the mains voltage, since with such behavior the PLL output may exhibit phase jumps. Thus, the PLL closed loop system should be designed to have slow dynamic response in this application.





Fig. 5. Locking Conditions in $\alpha\beta 0$ (a) Locked (b) Lag (c) Lead (d) Stability points.




Fig. 6. Generating a PLL output vector $\overrightarrow{\mathbf{V}_{\text{PLL}\parallel}}$ parallel to $\overrightarrow{\mathbf{V}_1^+}$.

C. Locking Conditions

As stated before, the controller of Fig. 1 must force the filtered dot product $\overrightarrow{\mathbf{V}_{\text{PLL}}} \cdot \overrightarrow{\mathbf{V}}$ to zero, resulting in $\overrightarrow{\mathbf{V}_{\text{PLL}}} = \overrightarrow{\mathbf{V}_{\text{PLL}\perp}}$, shown in figure 5a. $\overrightarrow{\mathbf{V}_{\text{PLL}\perp}}$ vector lags $\overrightarrow{\mathbf{V}_1^+}$ by 90° (see Fig. 5a).

However, since the majority of PLL applications employs a PLL vector synchronized and in phase with the mains positive sequence voltage, the vector $\overrightarrow{\mathbf{V}_{\text{PLL}\parallel}}$ must be obtained leading $\overrightarrow{\mathbf{V}_{\text{PLL}\perp}}$ by 90° (Fig. 5a). Fig. 6 introduces the 'PLL OUT' block to generate $\overrightarrow{\mathbf{V}_{\text{PLL}\parallel}}$.

If $\overrightarrow{\mathbf{V}_1^+}$ leads $\overrightarrow{\mathbf{V}_{\text{PLL}\parallel}}$ (Fig. 5b), $\delta > 90^\circ$ and the mean value of the dot product $\overrightarrow{\mathbf{V}_{\text{PLL}\perp}} \cdot \overrightarrow{\mathbf{V}}$ is negative. Consequently, the error $\varepsilon(t)$ in Fig. 1 is positive, resulting in an increment of the VCO frequency, accelerating $\overrightarrow{\mathbf{V}_{\text{PLL}\perp}}$. If $\overrightarrow{\mathbf{V}_1^+}$ lags $\overrightarrow{\mathbf{V}_{\text{PLL}\parallel}}$ (Fig. 5c), the

same analysis is valid and $\overrightarrow{\mathbf{V}_{\text{PLL}\perp}^+}$ will decelerate. Thus, it can be noted that $\delta = 90^\circ$ is a point of stable equilibrium and $\delta = 270^\circ$ or $\delta = -90^\circ$ is an unstable equilibrium point (Fig. 5d).

III. PLL ALGORITHM IN $\alpha\beta0$ FRAME

The PLL in $\alpha\beta0$ frame is directly obtained from the abc frame PLL presented in Fig. 1. Fig. 7 shows the control topology of the PLL in the $\alpha\beta0$ coordinate system. The coordinate transformation (3) is applied to the abc mains voltages, resulting in the $\alpha\beta0$ coordinates $v_\alpha(t), v_\beta(t), v_0(t)$, of the mains vector $\overrightarrow{\mathbf{V}_{\alpha\beta0}}$ (11):

$$\begin{aligned} \overrightarrow{\mathbf{V}_{\alpha\beta0}}(t) &= v_\alpha(t)\vec{\alpha} + v_\beta(t)\vec{\beta} + v_0(t)\vec{0} \\ &= [v_\alpha(t) \ v_\beta(t) \ v_0(t)]^T \end{aligned} \quad (11)$$

Applying the above procedure to the VCO




Fig. 7. PLL representation in $\alpha\beta0$ coordinate system.




Fig.8. PLL representation in $\alpha\beta$ coordinate system including two possible ‘PLL OUT’ blocks.

outputs $v_{PLL\alpha}(t), v_{PLL\beta}(t), v_{PLL0}(t)$, results in the **$\alpha\beta 0$ coordinates** $v_{PLL\alpha}(t), v_{PLL\beta}(t), v_{PLL0}(t)$ of the PLL vector

$$\begin{aligned} \overrightarrow{V_{PLL\alpha\beta 0}} & (12): \\ \overrightarrow{V_{PLL\alpha\beta 0}}(t) &= v_{PLL\alpha}(t)\vec{\alpha} + v_{PLL\beta}(t)\vec{\beta} + v_{PLL0}(t)\vec{0} \\ &= [v_{PLL\alpha}(t) \ v_{PLL\beta}(t) \ v_{PLL0}(t)]^T \end{aligned} \quad (12)$$

Item IIA has shown that the **abc/αβ0** coordinate transformation (3) preserves amplitudes and relative position (i.e., angles) between space vectors, resulting in $\overrightarrow{V_{PLL\alpha\beta 0}} = \overrightarrow{V_{PLL\alpha\beta}} = \overrightarrow{V_{PLL}}$, and $\overrightarrow{V_{\alpha\beta 0}} = \overrightarrow{V_{abc}} = \overrightarrow{V}$. The dot product $\overrightarrow{V_{PLL\alpha\beta 0}} \cdot \overrightarrow{V_{\alpha\beta 0}}$ has exactly the same value of the dot product calculated in **abc** frame in Fig. 1, because of the orthogonality property of T matrix. Thus, the PLL in Fig. 7 has the same behavior of the one in Fig. 1.

Since, as proved by the Dot Product analysis of item IIB, the VCO has no zero sequence components, this PLL is not affected by zero sequence components of the mains voltages, and the PLL in Fig. 7 can be redrawn as shown in Fig. 8. The VCO directly generates the **$\alpha\beta$** components and the amplitude must be corrected by a factor $\sqrt{3/2}$ to respect (3) (the amplitude of $\overrightarrow{V_{PLL}}$ must be $\sqrt{3/2}$). Fig. 8 also includes the ‘PLL OUT’ block, which allows generation of an output vector $\overrightarrow{V_{PLL}}$ parallel to $\overrightarrow{V_1^+}$ in **abc** or in **$\alpha\beta$** coordinates systems.

This PLL is often called p-PLL by some authors, because of the dot product similarity with the

instantaneous active power $p(t)$ [6],[7][8]. Reference [8] calculates $p(t)$ using the **abc** coordinates system.

The signals $v_{PLL\alpha}(t), v_{PLL\beta}(t)$ are called as fictitious currents and the $y(t)$ signal (Fig. 8) becomes a fictitious active power $p(t)$. The control objective is to achieve $p(t) = 0$, that is, to assure orthogonality between mains and PLL voltages vectors (null dot product). Thus, the explanation developed in Topics II and III is also valid for this technique.

Reference [7] discusses the possibility of using the fictitious reactive instantaneous power signal. In this case the PLL vector will be parallel to the mains vector. These vectors will have the same or opposite signals depending on the positive or negative feedback signal of Fig. 8, respectively.

The fictitious reactive power can be easily calculated by:

$$q(t) = v_\beta(t)v_{PLL\alpha}(t) - v_\alpha(t)v_{PLL\beta}(t) \quad (13)$$

In (13), $q > 0$ for $\overrightarrow{V_{PLL}}$ lagging \overrightarrow{V} .

IV. PLL ALGORITHM IN **DQ0** FRAME

This method is extensively cited in the literature [9], [11], [12], [13], [14], [15], [16], and is known as Synchronous Reference Frame – SRF-PLL. Fig. 9 shows the control topology of the PLL in the **dq0** coordinate system. Two coordinate transformations are made: **abc** to **$\alpha\beta 0$** (3) and then **$\alpha\beta 0$** to the synchronous reference frame **dq0** (Park transform). The zero sequence components are




Fig. 9 PLL representation in **dq** coordinate system.

not considered in the PLL implementation, according to previous discussions in items IIB and III. The $\alpha\beta/\text{dq}$ conversion of the mains voltages is carried out using the VCO signals. This results in \mathbf{V}_{PLL} always parallel to the $\vec{\mathbf{d}}$ axis, as shown in figure 10. The **dq** rotates in the counterclockwise direction around $\vec{\mathbf{0}}$ axis.




Fig. 10 relationship between abc, $\alpha\beta 0$ and **dq0** coordinate systems.

Figure 11a shows the mains voltage positive sequence vector $\vec{\mathbf{V}}_1^+$ projections v_d and v_q into $\vec{\mathbf{d}}$ and $\vec{\mathbf{q}}$ axes, respectively. Forcing $y(t) = v_d = 0$ (Fig. 9) is equivalent to force the dot product $v_d = \vec{\mathbf{V}}_1^+ \cdot \vec{\mathbf{d}}$ to zero, which is assured only if $\vec{\mathbf{V}}_1^+$ is perpendicular to $\vec{\mathbf{d}}$. This condition is shown in Fig. 11b and is achieved by rotating the **dq** reference frame with angular speed ω_{PLL} , until $\vec{\mathbf{V}}_1^+$ becomes orthogonal to $\vec{\mathbf{d}}$, which, according to the explanation of Topic II, is equivalent to set $\vec{\mathbf{V}}_{\text{PLL}/\parallel} = \vec{\mathbf{d}}$ (and $\vec{\mathbf{V}}_{\text{PLL}/\perp} = -\vec{\mathbf{q}}$).

As a consequence, the same previous graphical explanation is valid to Synchronous Reference Frame PLLs.

Some variations of this strategy include forcing $v_q = 0$ [14] (Fig. 11c) or the use of positive feedback of $y_F(t)$ in the control loop [15][10](Fig. 11d). This last case is very convenient because the mains positive sequence vector $\vec{\mathbf{V}}_1^+$ will be parallel to the axis $\vec{\mathbf{d}}$.

The problems related to the operation with the presence of harmonics and negative sequence components, discussed in item IIB, are minimized by implementing filters.




Fig.11. Locking Conditions in **dq0**: (A) Coordinate system (B) Locked to v_d (C) Locked to v_q (D) Locked to v_q , positive feedback.

V. PLANT MODEL

Considering the plant and the control system approach of Fig. 1, a model of the plant (VCO + phase detector) will be necessary when designing the controller. A simple method to obtain this unified model is then developed.

The locally averaged value of $y(t)$ in Fig. 1 is:

$$y(t) = \left| \overrightarrow{\mathbf{V}_{PLL}(t)} \right| \cdot \left| \overrightarrow{\mathbf{V}_i^+(t)} \right| \cdot \cos(\delta) \quad (14)$$

- Assuming that: the amplitudes of the VCO signals in Fig. 1 are unitary. This means that the amplitude of the vector $\overrightarrow{\mathbf{V}_{PLL}}$ is $\sqrt{3}/2$;
- the peak amplitude of the mains voltages positive sequence is $\overrightarrow{\mathbf{V}_i^+(t)}$. This results in a mains voltage, positive sequence vector, with amplitude $\sqrt{3}/2 \overrightarrow{\mathbf{V}_i^+(t)}$.

If (14) is linearized around the operating point $\delta = +\pi/2$, $y(t)$ is rewritten as:

$$y(t) \approx \frac{3}{2} \overrightarrow{\mathbf{V}_i^+(t)} \cdot \left(\frac{\pi}{2} - \delta \right) \quad (15)$$

From Fig. 4, $\delta = \phi_i^+ - \theta_{PLL}$, can be expanded to:

$$\delta = [\phi_i^+(t_0) - \theta_{PLL}(t_0)] + \int [\omega(t) - \omega_p(t)] \cdot dt \quad (16)$$

where $\phi_i^+(t_0)$, $\theta_{PLL}(t_0)$ are the initial values of the phase angles of the positive sequence of main voltages and of the PLL signals, respectively. From (15) and (16):

$$y(t) = \frac{3}{2} \overrightarrow{\mathbf{V}_i^+(t)} \cdot \left\{ \underbrace{\left[\frac{\pi}{2} + \theta_{PLL}(t_0) - \phi_i^+(t_0) \right]}_{I} + \underbrace{\int [\omega_{PLL}(t) - \omega(t)] \cdot dt}_{II} \right\} \quad (17)$$

If the offset described by term I of (17) is neglected, the plant can be represented by an integrator and a gain $\frac{3}{2} \overrightarrow{\mathbf{V}_i^+(t)}$, as shown in Fig. 12. Voltage sags, swells and unbalances will affect the gain of the PLL plant, unless a normalization by the a gain and by the positive sequence amplitude is done.




Fig. 12. Linearized model of the PLL plant.

For the $\alpha\beta$ PLL (or p-PLL), the model is exactly the same, if the VCO signals are multiplied by $\sqrt{3}/2$ as discussed in item III and shown in figure 8.

It is important to note that almost all referenced authors in this paper use the factor 2/3 instead of $\sqrt{3}/2$ in (3). This and other small variations found in the references only affect the plant gain, which can be easily calculated by the reasoning presented above.

For the dq PLL presented in figure 9, using the $\alpha\beta/dq$ conversion presented in figure 10, the \bar{d} axis is equal to the PLL vector $\overrightarrow{\mathbf{V}_{PLL}}$, and has unitary amplitude. Unless the PLL voltages are corrected by a factor $\sqrt{3}/2$, the gain for the plant presented in figure 9 is $\sqrt{3}/2$ (instead of 3/2 as shown in figure 12).

VI. CONCLUSION

This paper has presented a graphical method which explains several three-phase PLL algorithms applied to power systems, aiming to unify these techniques. It has been shown that main differences rely on adopted coordinate system, choice of the feedback variable and on filtering techniques. It was also presented PLL filtering strategies and a unified plant model for the PLL circuits from [1] to [16]. Their plants linearized model only differs by a gain, which depends on the employed coordinate transformation formula, and on implementation details.

VII. REFERENCES

- [1] M.S. Padua, S. M Deckmann, F. P. Marafão, "Frequency-Adjustable Positive Sequence Detector for Power Conditioning Applications", in *Proceedings of Power Electronics Specialists Conference*, vol. 1, pp. 1928- 1934, June 2005.
- [2] L. Matakas Jr., F.O. Martinz, A.R.Giaretta, M.Galassi, W. Komatsu, "A graphical approach to a Posistive-Sequence based PLL algorithm", in *Proceedings of Brazilian Automation Conference*, vol.1, pp. 2081-2086, Oct. 2006, (in Portuguese).
- [3] W. Phipps, M.J. Harrison, R.M.Duke, "Three-Phase Phase-Locked Loop Control of a New Generation Power Converter", in *Proceedings of Conference on Industrial Electronics and Applications*, 2006, pp.1-6, May 2006.

- [4] H Akagi, Ogasawara, S., K. Hyosung, "The theory of instantaneous power in three-phase four-wire systems: a comprehensive approach", in *Proceedings of Industry Applications Conference*, Vol. 1, pp.431 – 439, 1999.
- [5] A. Nabae, H. Nakano, S. Togasawa, "An instantaneous distortion current compensator without any coordinate transformation", in *Proceedings of International Power Electronics Conference*, pp.1651 – 1655, 1995.
- [6] S. M Deckmann, F. P. Marafão, M.S. Padua, "Single and three-phase digital PLL structures based on instantaneous power theory", in *Proceedings of Brazilian Power Electronics Conference*, vol. 1, pp. 225-230, Sept. 2003.
- [7] Rolim, L.G.B.; da Costa, D.R.; Arede, M., "Analysis and Software Implementation of a Robust Synchronizing PLL Circuit Based on the pq Theory", in *IEEE Transactions on Industrial Electronics*, Vol. 53, Issue 6, pp.1919 – 1926, Dec. 2006.
- [8] S.A.O da Silva, E. Tomizaki, R. Novochadlo, E.A.A. Coelho, "PLL Structures for Utility Connected Systems under Distorted Utility Conditions", in *Proceedings of IEEE Conference on Industrial Electronics*, pp. 2636 – 2641, Nov. 2006.
- [9] V. Kaura, V. Blasko, "Operation of a Phase Locked Loop System Under Distorted Utility Conditions", in *IEEE Transactions on Industry Applications*, Vol. 33, No. 1, pp. 58-63, Jan/Feb 1997.
- [10] C. Zahn, C. Fitzer, V.K. Ramachandaramurthy, A. Arulampalam, M. Barnes, N. Jenkins, "Software Phase Locked Loop Applied to Dynamic Voltage Restorer (DVR)", in *Proceedings of IEEE Power Engineering Society Winter Meeting*, Vol. 3, pp. 431-438, 2001.
- [11] L.N. Arruda, S.M. Silva, B.J.C. Filho, "PLL structures for utility connected systems", in *Proceedings of Industry Applications Conference*, Vol. 4, pp. 2655 – 2660, 2001.
- [12] S. K. Chung, "A phase tracking system for three phase utility interface inverters", in *IEEE Transactions on Power Electronics*, Vol. 15, Issue 3, pp. 431 – 438, May 2000.
- [13] H. Awad, J. Svensson, M.J. Bollen, "Tuning software phase-locked loop for series-connected converters", in *IEEE Transactions on Power Delivery*, Vol. 20, Issue 1, pp.300 – 308, Jan 2005.
- [14] L.R. Limongi, R. Bojoi, C. Pica, F. Profumo, A. Tenconi, "Analysis and Comparison of Phase Locked Loop Techniques for Grid Utility Applications", *Proceedings of Power Conversion Conference*, April 2007, pp. 674 – 681.
- [15] P. Rodriguez, J.Pou, J. Bergas, J.I Candela, R.P. Burgos, D. Boroyevich, "Decoupled Double Synchronous Reference Frame PLL for Power Converters Control", in *IEEE Transactions on Power Electronics*, Vol. 22, Issue 2, pp. 584 – 59, Mar. 2007.
- [16] H.E.P de Souza, F. Bradaschia, F.A.S. Neves, M.C. Cavalcanti, G.M.S. Azevedo, J.P. de Arruda , "A Method for Extracting the Fundamental-Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations", *IEEE Transactions on Industrial Electronics*, Vol. 56, Issue 5, May 2009 , pp. 1539 – 1547.