

## A Low Power Dynamic Voltage Restorer with Voltage Harmonic Compensation

Lourenço Matakas Jr.\*, Wilson Komatsu\*, José Antônio Jardini\*, Mario Masuda\*, Fabiana Aparecida Toledo Silva\*, Simão Copeliovitch\*, Mauricio Galassi\*, Fernando Ortiz Martinz\*,  
Se Un Ahn\*\*,  
Eric Rubens Zanetti\*\*\*, Josué Camargo\*\*\*

The increasing use of voltage sensitive loads in industrial applications nowadays has brought a real concern about interruption costs and damages in complex production lines. This paper presents a power-electronic-based device which compensates voltage sags, swells and voltage harmonic distortion, restoring the load voltage to acceptable values through a series connected injection transformer. The ratings and power requirements of a low-power Dynamic Voltage Restorer (DVR) are derived, as well as its deadbeat control algorithm implemented in a Digital Signal Processor (DSP). Finally, simulation and experimental results of a 5-kVA prototype are presented.

**Keywords :** Voltage Sags, Dynamic Voltage Restorer (DVR), DSP controlled converter, Power Quality.

### 1. Introduction

Disturbances within the power systems can affect sensitive devices present in most of the production lines. According to [1], a *Voltage Sag* is defined as a decrease in the rms voltage magnitude between 0.1–0.9 per unit (p.u.) at the fundamental frequency and duration from 0.5 cycles to 1 min. Voltage sags are commonly caused by faults on adjacent lines of the power system or by large motors startup, and may cause misoperation or fails. A *Voltage Swell* is defined as an increase in the rms voltage magnitude at the fundamental frequency and duration from 0.5 cycles to 1 min, which may lead sensitive devices to be permanently damaged. Typical magnitudes are between 1.1 and 1.8 p.u.

The interruption costs of industrial processes depend on the load sensibility and on the process itself. Typically a four-hour outage costs US\$74,835.00, while a voltage sag to 0.1 p.u. or 0.2 p.u. which lasts only 15 cycles may cost US\$7,694.00 [2], proving that these power quality phenomena are real concerns nowadays in industrial facilities.

In order to mitigate these problems, a possible solution, based on power-electronic devices is the Dynamic Voltage Restorer (DVR), which is series connected to the load by means of injection transformers and restores the load voltage magnitude during voltage sags. DVRs add to the mains voltage a pre-defined voltage synthesized by a power inverter in order to keep the load voltage within acceptable values.

The main advantage of a DVR is, as the device injects the difference between the remaining mains voltage and the reference voltage only during voltage sags or swells, there is no need to store the energy to supply full load, as it is happens for Uninterruptible Power Supplies (UPSs). However, DVRs are not designed to work when an outage occurs, as UPSs devices do, which is the major disadvantage of the adopted solution.

This paper describes the rating of a DVR that compensates voltage sags, swells and voltage harmonics. The control technique, phase-locked-loop (PLL) algorithm, voltage reference generation and power converter modeling are discussed. Simulations results of the device in a power utility are also presented. Finally, the proposed approach is implemented in a Digital Signal Processor (DSP) in a 5-kVA/220V prototype and its validity is evaluated through experimental results.

### 2. Topology

The single-phase diagram of the DVR is shown in Fig. 1.

---

\* Polytechnic School - University of São Paulo, matakas@pea.usp.br  
Electrical Energy and Automation Department  
Av. Prof. Luciano Gualberto, tr.3, no.158, Sala A2-10  
05505-900, São Paulo, SP, BRAZIL

\*\* Companhia Piratininga de Força e Luz, seun@piratininga.net

\*\*\* Expertise Engenharia, josue@expertise-eng.com.br

A pulse-width-modulated (PWM) full bridge single-phase inverter is connected to a LC filter and a single-phase series transformer. Three equal arrangements allow zero sequence voltage injection.

It is important to note that the energy required to charge DC-link capacitors comes from the mains where the device is installed, by means of a non-controlled three-phase bridge rectifier and a delta-why transformer. As a consequence, in order to avoid voltage collapse during voltage sags, charging limitation is introduced through resistors in the output of the AC/DC converter. On the other hand, during voltage swells, a DC/DC converter and discharging resistors are operated in order to limit DC-link voltage and to satisfy load voltage specifications.

It is well known that the DVR shall not interfere in the protection coordination of the considered load. Moreover, when faults as short-circuits occur in the load connected mains, in order to protect the power electronic and other DVR sensitive devices, the Dynamic Voltage Restorer must be isolated from the mains circuit. Thus, fast solid-state switches and normally closed contactors are placed in parallel with the injection transformer's primary windings. It was foreseen the inclusion of auxiliary circuit breakers so that the DVR can be substituted or repaired without interrupting the load.




Fig. 1. Single-phase diagram of the DVR

Fig. 1 also shows Current and Voltage Hall-Effect transducers (CT and VT, respectively) for control and monitoring purposes.

## 2. DVR- Rating Derivation

**2.1 Initial Assumptions** The previous presented DVR can compensate a maximum single-phase voltage sag magnitude  $v_{sag1\phi} = 0.5 pu$ , maximum three-phase voltage sag magnitude  $v_{sag3\phi} = 0.65 pu$ , maximum voltage sag duration  $\Delta t = 500ms$  for a maximum three-phase load apparent power  $S_{3\phi Load} = 10kVA$  and line-to-line rms voltage  $v_{L-L} = 220V$ .

Assuming the load power factor equal to unity and that the injected voltage is in phase with the mains voltage, the maximum power transfer from the DVR to the load occurs for the maximum three-phase voltage sag specification, where the relation between the DVR apparent power and

load apparent power is  $S_{DVR}/S_{3\phi Load} = 0.35$ .

**2.2 Transformer and Inverter Ratings** Taking the load side as the primary and the inverter side as the secondary of the injection transformer, its turns ratio is derived from the relationship between the peak values of the minimum inverter voltage, that is approximately equal to the minimum DC-link voltage  $v_{CCMIN}$ , and the maximum rms primary voltage of the DVR  $v_{DVR}$ :

$$\frac{N_s}{N_p} \cong \frac{v_{CCMIN}}{(1+k_L) \cdot \sqrt{2} \cdot v_{DVR}}, \quad (1)$$

where  $k_L$  is the inductor voltage drop in p.u. assuming the inverter voltage as base,  $N_p$  is the primary turns number and  $N_s$  is the secondary turns number. Writing  $v_{DVR}$  as a function of the maximum single-phase voltage dip  $\alpha_{1\phi}$ :

$$\frac{N_s}{N_p} = \frac{v_{CCMIN}}{0.8165 \cdot v_{L-L} \cdot \alpha_{1\phi} \cdot (1+k_L)}. \quad (2)$$

The inverter current is equal to the secondary current of the injection transformer plus the filter capacitor current:

$$i_{inv} = \frac{0.8165 \cdot (1+k_C) \cdot (1+k_L) \cdot v_{L-L} \cdot i_{LOAD} \cdot \alpha_{1\phi}}{v_{CCMIN}}, \quad (3)$$

where  $k_C$  is the capacitor current in p.u. considering the inverter current as base and  $i_{LOAD}$  is the load current. Multiplying the inverter current by the inverter single-phase voltage, the three-phase inverter apparent power may be written as:

$$S_{inv3\phi} = \frac{S_{3\phi Load} \cdot \alpha_{1\phi} \cdot (1+k_C) \cdot (1+k_L)}{\gamma} \quad (4)$$

$$\gamma = \frac{v_{CCMIN}}{v_{CCMAX}}, \quad 0 \leq \gamma \leq 1, \quad (5)$$

where  $\gamma$  is the maximum DC link voltage dip and  $v_{CCMAX}$  is the maximum DC link voltage.

**2.3 DC Link Capacitor Derivation** The DC-link capacitor bank energy is given by:

$$\mathcal{E} = 1/2 \cdot C \cdot \Delta v_{CC}^2 \quad (6)$$

$$\mathcal{E} = 1/2 \cdot C \cdot v_{CCMAX}^2 \cdot (1-\gamma^2). \quad (7)$$

The capacitor dimensioning is based on the maximum injected active power of the DVR that occurs for the three-phase voltage sag case:

$$\mathcal{E} = P_{load} \cdot \alpha_{3\phi} \cdot \Delta t, \quad (8)$$

where  $P_{load}$  is the load active power and  $\alpha_{3\phi}$  is the maximum three-phase voltage dip. Substituting (7) into (8):

$$C = \frac{2 \cdot P_{load} \cdot \alpha_{3\phi} \cdot \Delta t}{v_{CCMAX}^2 (1-\gamma^2)}. \quad (9)$$

**2.4 Output Filter Design** The PWM filter is designed as a second order LC-low-pass filter whose resonance frequency is approximately one decade below the switching frequency and one decade above the fundamental frequency. Setting  $k_L = 0.1$ ,  $k_C = 0.1$  and the fundamental frequency  $f = 60\text{Hz}$ , for a fixed filter inductance  $L_F = 3.947\text{mH}$  and switching frequency  $f_{sw} = 10\text{kHz}$ , the PWM filter capacitor is equal to  $C_F = 6.417\mu\text{F}$ , satisfying the initial filter assumptions.

**2.5 Final Dimensioning Considerations** As can be noted from (1), (4) and (9), the injection transformer turns ratio, the inverter apparent power and the DC-link capacitor are strictly related to  $\gamma$ . For instance, fig. 2 shows that a small value of  $\gamma$  implies smaller DC-link capacitor size and higher inverter KVA ratings. Thus, there must be a compromise solution considering these three variables.




Fig. 2. Inverter KVA rating and DC-link capacitance as function of  $\gamma$  (gamma)

Assuming  $P_{load} = 10\text{kW}$ ,  $v_{CCMAX} = 350\text{V}$ ,  $\gamma = 0.7$ ,  $k_L = k_C = 0.1$ ,  $\alpha_{1\phi} = 0.5$ ,  $\alpha_{3\phi} = 0.35$  and  $v_{L-L} = 220\text{V}$ , the injection transformer turns ratio is  $N_S/N_P \approx 2.50$ , the DC-link capacitance is  $C = 56\text{mF}$  and  $S_{inv3\phi} = 8.642\text{kVA}$ . The apparent power of a single-phase transformer is  $S_{TR1\phi} = 1.67\text{kVA}$ . As stated in [3], depending on DVR starting instant and on the transformer load, the flux linkage can be as much as the double of its maximum rated value for the worst case and the transformer may saturate. Thus, in order to avoid saturation, the apparent power of each transformer shall be multiplied by two, resulting in  $S_{TR3\phi} = 3.33\text{kVA}$ . This solution is cost-effective for low-

As the proposed DVR is designed to compensate voltage harmonics in steady-state, it will be always connected to the load, except when faults as short-circuits occur in the grid. The disadvantage of continuous operating mode is essentially the inverter switching losses. The main advantages are speed of response of the device, since there is no standby (idle) mode. The choice of steady-state DVR with harmonic compensation can be determined by the load sensibility, which is analyzed during project development.

### 3. Control System

**3.1 Control algorithm** Fig. 3 shows a simplified block diagram of the discrete time control algorithm of the DVR under analysis. The algorithm is essentially composed by three blocks: Reference Generation and Phase Locked Loop (PLL), Voltage Loop and Current Loop.

Referring to fig.3, where  $k$  is the  $k$ -th sample, the PLL reference voltage  $v_{PLL}(k)$  is compared to the mains voltage  $v_{mains}(k)$  in order to determine the input reference voltage of the voltage loop block  $v_{REF}(k)$ , that is, the voltage to be synthesized by the power converter.

Since the tracking error after a certain number of modulation periods must be zero and a simple design and implementation as well as a fast dynamic response is always achievable, deadbeat response controllers are adopted in current and voltage loops. However, a reasonable model of the system under control must be employed for a good performance of digital predictive controllers [5], [6].

The output of the voltage controller establishes the filter inductor current reference  $i_{LREF}(k)$ . The current controller is responsible for tracking the reference current, forcing the error to zero. The current controller also provides overload protection by limiting the inductor current. Finally, the output of the current loop  $v_c(k)$  is the voltage reference of the PWM modulator.

**3.2 Reference Generation and Phase-locked-loop (PLL)** The magnitude and the phase angle of the reference voltage  $v_{PLL}(k)$  are generated by means of an internal normalized sinusoidal signal obtained from a look up table.




Fig. 3. DVR Control System Block

power DVRs[3].

The frequency of  $v_{PLL}(k)$  is given by the PLL.

The Phase Locked Loop (PLL) is based on a rising zero-crossing detection of the sinusoidal reference in order to generate synchronization signals with the same frequency of the mains voltage. The algorithm is implemented in a discrete-time model and consists in forcing the first sample of the next mains period to be coincident with the zero crossing of the internal reference voltage  $v_{PLL}(k)$ , by inserting equally spread samples (fig.4).

At the first time the algorithm runs, it detects the first zero-crossing and calculates the voltage reference phase angle. From the second zero-crossing on, as a new detection occurs, a new computation of the sampling period  $\Delta(k)$  is made, taking into account the previous mains period  $\Delta_{mains}(k-1)$ , the last cumulative number of samples  $n'(k-1)$ , the total number of samples per mains period  $n$  and the current zero-crossing error  $\Delta_{err}(k)$ , according to (10):

$$\Delta(k) = \frac{\Delta_{mains}(k-1) - \Delta_{err}(k) - \Delta(k-1)}{2n - n'(k-1) - 1}. \quad (10)$$

It shall be noted that the zero crossing calculation is based on a linear interpolation, since a sinusoidal signal is approximately linear near zero-crossing region.




Fig. 4. PLL algorithm graphical description

The PLL and reference generation algorithms are applied only for a reference phase A. The voltage references for the remaining phases (B,C) are calculated by displacing a pre-defined number of samples in order to obtain a balanced three-phase system, i.e., load voltage unbalances compensation can be achieved. Load voltage harmonic and sag-swell compensation is implemented by calculating  $v_{REF}(k)$ .

**3.3 Current and Voltage Loops** Considering the averaged model of fig.5, the inverter is represented by a controlled voltage source. In order to keep the inverter voltage and output current constant between two sampling periods [6], a zero-order hold sampling of the PWM reference voltage must be assured. Assuming that the

sampling frequency is much greater than the resonance frequency of the output filter, the control system discrete time dynamic equations are:

$$x(k+1) = \Phi \cdot x(k) + \Gamma_1 \cdot v_{REF}(k) + \Gamma_2 \cdot i(k) \quad (11)$$

$$y(k) = D \cdot x(k), \quad (12)$$

where:

$$\Phi = \begin{bmatrix} 1 & \Delta/C_F \\ -\Delta/L_F & 1 \end{bmatrix}, \Gamma_1 = \begin{bmatrix} \Delta/C_F \\ 0 \end{bmatrix}, \Gamma_2 = \begin{bmatrix} 0 \\ \Delta/L_F \end{bmatrix}, \quad (13)$$

$$D = \begin{bmatrix} 1 & 0 \end{bmatrix} \quad x(k) = \begin{bmatrix} v(k) \\ i_L(k) \end{bmatrix}$$

where  $v(k)$  is  $k$ -th output voltage at the inverter side,  $i_L(k)$  is the  $k$ -th filter inductor current and  $i(k)$  is the  $k$ -th load current at the inverter side of the DVR.




Fig. 5. Inverter averaged model

Rearranging (11), (12) and (13), the current and voltage loops are described by (14) and (15), respectively:

$$v_c(k) = \frac{i_L(k+1) - i_L(k)}{\Delta} \cdot L_F + v(k) \quad (14)$$

$$i_{LREF}(k) = \frac{v(k+1) - v(k)}{\Delta} \cdot C_F + i(k). \quad (15)$$

The control technique consists in making the current error equal to zero by the end of the following sampling period, that is:

$$i_L(k+1) = i_{LREF}(k) \quad (16)$$

$$v(k+1) = v_{REF}(k). \quad (17)$$

Substituting (16) in (14), considering the output voltage samplings as disturbances in the current loop and applying the z-transform to the resultant equation, the closed loop poles in z-plane are [7]:

$$z_{1,2} = \frac{1}{2} \pm \frac{j}{2} \sqrt{4\alpha - 1}, \quad (18)$$

where  $\alpha$  is a constant that represents a mismatch in the modeled filter inductance. As can be seen in (18), deadbeat response is not achieved in the current loop, since the closed loop poles are not at the origin. Moreover, if  $\alpha = 1$ , a low-order frequency equal to  $1/6$  of the sampling frequency will be present in the inductor filter current [7], but according to the classical definition of stability, the system is not unstable. As a consequence, care must be taken when designing the output LC filter and detuning

shall be considered as an option to avoid undesirable resonance.

As a fixed number of samples per cycle of the mains voltage is adopted [4], to achieve synchronization the sampling frequency, which is considered equal to the switching frequency, is not constant. Indeed, this does not change the relationship between the damping and switching frequency in the current loop, but the controller dynamic response becomes slower.

#### 4. Simulation Results

The DVR control system was simulated with PSIM (v.5.01) for a two-phase voltage sag to 58% (remaining voltage) with 17.5% of the nominal load current for a resistive load and simulation parameters of Table 1. Referring to section III.D, the filter inductance, switching frequency and the filter capacitor were modified during project development.

Table 1. DVR simulation parameters

Mains Voltage Harmonic Content: 3 <sup>rd</sup> (4%); 5 <sup>th</sup> (3.7%); 9 <sup>th</sup> (1.25%)	
Mains voltage phase-to-neutral magnitude	127V <sub>RMS</sub>
Load current percentage	17.5%
DC-Link Voltage	350V
Output filter inductance	5mH
Output filter capacitance	7.5μF
Switching frequency	6667kHz
Series transformer turns ratio (Ns/Np)	2.51
Series transformer pri.winding leakage inductance *	0.0667 mH
Series transformer sec.winding leakage inductance*	0.1234 mH
Series transformer magnetizing inductance	3.8411H
Series transformer pri.winding resistance *	56.6mΩ
Series transformer sec.winding resistance *	44.24mΩ

\* Referred to primary side




Fig. 6. Two-phase voltage sag to 58% (simulation), mains voltages. Phase A (top), phase B (center), phase C (bottom)

The PLL and reference generation block was represented by a sinusoidal, 60Hz voltage-source. Fig. 6 and fig. 7 show the mains and load voltages, respectively.

The DVR injected voltage can be seen in fig. 8 (center). It is important to note that in steady-state the DVR compensates voltage harmonics with relatively low active

power requirements when compared to the voltage sag interval of fig.8.




Fig. 7. Two-phase voltage sag to 58% (simulation), load voltages. Phase A (top), phase B (center), phase C (bottom)




Fig. 8. Two-phase voltage sag to 58% (simulation), phase A. Mains Voltage (top), Injected Voltage (center), Load Voltage C (bottom)




Fig. 9. Control loop during voltage sag to 50% (simulation). Reference current (top blue), Inductor current (top red), Output capacitor reference voltage (bottom blue), Output capacitor voltage (bottom red)

In Fig. 9, current and control loops behavior during voltage sags is evaluated. It can be observed that the controllers have reasonable tracking performance with voltage harmonic distortion and even with low load current levels, when inductor current ripple is quite high. Further improvements on control are under study.

## 5. Experimental Results

The control algorithm was implemented in a 16-bit fixed-point Analog Devices ADSP21992 DSP in the 5-kVA/220V prototype of fig.10.




Fig. 10 . 5kVA/220V-DVR-prototype




Fig. 11 . Mains Voltages – Two-phase voltage sag to 58% (measured) -Top: Phase A, Center: Phase B, Bottom: Phase C

The prototype was tested with parameters of Table 1 for a two-phase voltage sag to 58%. Voltage sags were generated by using 0.05 p.u. series resistors in the mains circuit and by inserting 0.075 p.u. parallel resistors for voltage sags, taking as base the line-to-neutral load voltage and the load current. Fig. 11 and fig. 12 show the mains and load voltages, respectively, obtained with differential oscilloscope probes. The injected voltage during voltage sags and steady-state for Phase A can be noted in Fig. 13.




Fig. 12 . Load Voltages – Two-phase voltage sag to 58% (measured) –Top: Phase A, Center: Phase B, Bottom: Phase C




Fig. 13 . Two-phase voltage sag to 58% (measured), phase A. Mains Voltage (top), Injected Voltage (center), Load Voltage C (bottom)

## 6. Final Remarks

This paper has presented the simplified design and power requirements as well as the control algorithms derivation of a low-power Dynamic Voltage Restorer (DVR) which compensates voltage harmonics and voltage sags/swells. The algorithms were analyzed through computer simulation and implemented in a Digital Signal Processor (DSP). Finally, experimental results of a 5-kVA/220V prototype have been presented in order to validate the proposed approach.

## References

- [1] "IEEE recommended practices for monitoring electric power quality", IEEE Std.1159-1995.
- [2] Sullivan, M.J., Vardell, T., Johnson, M., "Power interruption costs to industrial and commercial consumers of electricity" *IEEE Transactions on Industry Applications*, vol.33, pp.1448-1458, Nov/Dec 1997.



- [3]Fitzer, C., Arulampalam, A., Barnes, M. and Zurowski, R., "Mitigation of saturation in dynamic voltage restorer connection transformers", *IEEE Transactions On Power Electronics*, Vol. 17, no. 6, November 2002.
- [4] Junqueira, A.D., Komatsu, W, Matakas Jr., L., "Digital implementation of three-phase rectifier with deadbeat controller" in *Revista de Eletrônica de Potência da Sobraep*, vol.7, no.1, Novembro 2002, Brazil.
- [5] Malesani, L, Mattavelli, P., and Buso, S., "Robust deadbeat current control for PWM rectifiers and active filters", in *IEEE Transactions on Industry Applications*, vol.35, no.3, pp.613-620, May-Jun- 1999.
- [6] Mattavelli, P., and Buso, S., "Uninterruptable power supply multi-loop control employing digital predictive voltage and current regulators", in *IEEE Transactions on Industry Applications*, vol.37, no.6, pp.1846-1854, Nov-Dec 2001.
- [7] Junqueira, A.D., "High power-factor three-phase rectifier", Master Degree Dissertation, PEA/ EPUSP, São Paulo, Brazil, 2004 (in Portuguese).