





Johann W. Kolar et al.



Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch







VIENNA Rectifier & Beyond

J. W. Kolar, L. Schrittwieser, F. Krismer, M. Antivachis, and D. Bortis



Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch



Outline

History
 Vienna Rectifier
 Comparative Evaluation
 ... and Beyond
 Future



Source: Li-Core H. Ertl T. Friedli M. Hartmann G. Laimer M. Leibl J. Miniböck

Acknowledgement

1/34

APEC. 2*18



ETH zürich



History

Passive 3- Φ Rectifier Vienna Rectifier APEC 1998





ETH zürich

History of 3-Φ Rectifiers

- L. Kallir @ Techn. Hochschule Wien (25. Dec. 1898)
- Extension of 1-Φ Graetz/Pollak Rectifier

Zeitschrift für Elektrotechnik.

Organ des Elektrotechnischen Vereines in Wien.



Electrolytic Cells, Sparc Gaps, Discharge Tubes as "Valves"





First Demonstrator for *High-Power Telecom Rectifier*





ETH zürich

APEC... 20 years ago





Plenary Presentation @ APEC 1998

CONTENTS

Volume 1

Monday, February 16 - Grand Ballroom, 1:30 p.m 5:00 p.m. SESSION 1: Plenary Session		
1.1	Power Technology Roadmap	
1.2	A Framework for Developing Power Electronics Packaging	
1.3	A Checklist of What Can Zap Your Power Electronics	
1.4	Vienna Rectifier II - A Novel Single-Stage High-Frequency Isolated Three-Phase PWM Rectifier System	
1.5	High Power Density Electric Drive for an Hybrid Electric Vehicle	
1.6	Intellectual Property: Rich By-Product of Intellectual Capital	



Vienna Rectifier

Topology Derivation Basic Function Hardware Demonstrator







$3-\Phi$ Diode Bridge Rectifier

- Conduction States Defined by *Line-to-Line* Mains Voltages Intervals with *Zero Current* / LF Harmonics No Output Voltage Control





Modulation of Diode Bridge Input Voltages





Vienna Rectifier (1)

- Active Control of Diode Bridge Conduction State / Input Voltages
- Bridge Leg Topologies with Different Voltage Stresses / Cond. Losses
- Phase & Bridge Symmetry !





Analysis of Input Voltage Formation





Vienna Rectifier (2)

- **Diode Bridge Input Voltage Formation Dependent on Current Direction** Min. Output Voltage Defined by Mains Line-to-Line Voltage Amplitude
- Boost-Type





Sinusoidal Input Current Shaping





Vienna Rectifier (3)

- Input Current Impressed by Difference of Mains & Diode Bridge Input Voltage

 Φ = (-30°,+30°) Limit Due to Current Dependent Voltage Formation







Vienna Rectifier (4)

- **3-Level Bridge Leg Characteristic / 9-Level Phase Voltage** Low Input Current Ripple / Low Inductance L Switching Frequency CM Output Voltage



Multi-Loop Control Structure

ETH zürich





Vienna Rectifier (5)

- **Output Voltage Control / Inner Mains Current Control** Add. Control Loop for DC Midpoint Balancing Redundant Sw. States Utilized for DC Midpoint Balancing





Multi-Stage Diff. Mode & Common Mode EMI Filter





Vienna Rectifier (6)

- CM EMI Filtering Utilizing Internal Cap. Connection to Virtual Star Point
- No Limit of CM Capacitance by Max. Leakage Current CM Filter Stage(s) on DC-Side as Alternative



Number of Filter Stages Dependent on Sw. Frequency





Vienna Rectifier (7)

- Highly-Compact Demonstrator System CoolMOS & SiC Diodes
- **Coldplate Cooling**

 $P_o = 10 \text{ kW}$ $U_N = 400V_{AC} \pm 10\%$ $f_N = 50 \text{Hz or } 360...800 \text{Hz}$ $U_o = 800V_{DC}$

η=96.8%







THD_i = 1.6% @ f_N = 800Hz (f_P = 250kHz)





Power Electronic Systems Laboratory

Vienna Rectifier (8)

- Highly-Compact Demonstrator System CoolMOS & SiC Diodes
- **Coldplate Cooling**

 $P_{o} = 10 \text{ kW}$ $U_N = 400V_{AC} \pm 10\%$ $f_N = 50Hz \text{ or } 360...800Hz$ $U_0 = 800V_{DC}$

η =96.8% $\dot{\rho}$ =10 kW/dm³ f_{P} = 250kHz



 $g i_a L$

THD_i = 1.6% @ *f_N* = 800Hz
 System Allows 2-Φ Operation





13/34

р

Vienna Rectifier (9)

- **Dependency of Power Density on Sw. Frequency** f_P **CoolMOS & SiC Diodes**
- **Coldplate Cooling**







Comparative Evaluation

— **3L-Topology** vs. 2L-Topology ——









Comparative Evaluation (1)

- **Comparison to Standard** *2-Level* **PWM Rectifier**
- 9 vs. 5 Volt. Levels & Factor 2...3 Lower Sw. Losses \rightarrow Factor 4...6 (!) Lower L



Vienna Rectifier

Standard PWM Rectifier





Comparative Evaluation (2)

- **Comparison to Standard** *2-Level* **PWM Rectifier**
- 9 vs. 5 Volt. Levels & Factor 2..3 Lower Sw. Losses \rightarrow 12 kW/dm³ vs. 8 kW/dm³ @ 22kW







Conceptual Limits



- Boost-Type
 No Isolation
- No Isolation
- Unidirectional (in Basic Form)



Buck-Type & Buck-Boost Topologies / Single-Stage Isolated Systems





17/34

p

 $M u_{\rm pn}$

-0

n

Buck-Type

Integr. Active Filter PFC Rectifier 1-of-3 PWM Rectifier SWISS Rectifier





Integr. Active Filter (IAF) PFC Rectifier



Non-Sinusoidal Mains Current

ETH zürich

→ P₀= const. Required
 → NO (!) Output Voltage Control
 → Basic Idea: M. Jantsch, 1997 (for PV Inv.)



IAF Rectifier

- 3rd Harm. Injection into "Middle" Phase
 Buck-Output Stage for P₀= const. & Outp. Voltage Control
 Sinusoidal Current in All Phases



Buck-Stage Could be Replaced by *Isol. DC/DC Conv.* or Inverter





ETH zürich

IAF Rectifier Demonstrator

- Efficiency $\eta > 99.1\%$ @ 60% Rated Load
- Mains Current $THD_I \approx 2\%$ @ Rated Load Power Density $\rho \approx 4kW/dm^3$



400

200

0

 u_{a}

 $u_{\rm b}$



 $u_{\rm c}$



—— 1-out-of-3 Rectifier ——











1/3 PWM Boost+Buck Rectifier

- Buck-Stage Utilized for DC Link Voltage Shaping / Control of 2 Mains Phase Currents
- *Low Switching Losses* / High Efficiency Cont. Input & Output Currents



▶ **Option** → **Operation** as *Conv. Boost-Type Const. DC-Link Voltage* PWM Rectifier













Swiss Rectifier

- Controlled Output Voltage
 Sinusoidal Mains Current
- i_y Def. by KCL: E.g. i_a i_c









ETH zürich

Swiss Rectifier Demonstrator

- Efficiency η = 99.26% @ 60% Rated Load
- Mains Current $THD_I \approx 0.5\%$ @ Rated Load Power Density $\rho \approx 4kW/dm^3$



SiC Power MOSFETs & Diodes Integr. CM Coupled Output Inductors (ICMCI)







Buck+Boost-Type







Buck+Boost PWM Y₃-Rectifier

- Voltage Reference Potential Shifted from DC-Midpoint to Neg. DC-Link Rail Front-End Buck-Stage / Phase \rightarrow Buck+Boost Operation



Bidirectional & Wide Input and Output Voltage Range

Basic Idea: S. Cuk, 1982





Y₃-Rectifier

- Rectifier Operation with Fully Controlled Input Filter
- Inverter Operation with Continuous Output Voltage (!)
- All-GaN Demonstrator



→ Session T32 ← "Grid Applications", ROOM 217-D, Thursday, 8:30 a.m. – 11:20 a.m.





26/34

Control

Board

DC Link

Isolated Single-Stage

Matrix-Type Rectifier D3AB-Rectifier





2

8



Isolated Matrix-Type PFC Rectifier



- Based on Dual Active Bridge (DAB) Concept Opt. Modulation $(t_1...t_4)$ for Min. Transformer RMS Curr. & ZVS or ZCS Allows Buck-Boost Operation







ETH zürich

Isolated Matrix-Type PFC Rectifier









Isolated —— Dual 3-Ф Active Bridge —— Rectifier





Dual 3-\Phi Active Bridge PFC Rectifier

- HF-Components of Boost Ind. Voltages Utilized for Power Transfer
 Dual Active Bridge Concept
- ZVS



Three-Port System - AC Input / Isol. DC Output / Non-Isol. DC Output





Dual 3- Φ **Active Bridge PFC Rectifier**

- **HF-Components of Boost Ind. Voltages Utilized for Power Transfer**
- Dual Active Bridge Concept
- ZVS



 $C_{\rm F1} L_{\sigma}$

 $C_{\rm F2}$

 u_{sw2}

Three-Port System - AC Input / Isol. DC Output / Non-Isol. DC Output

 u_{sw1}



0



 $T_{\rm m}$

 p_{a}

 $T_{\rm m}/4$

2.5

0

0

 p_{b}

 $T_{\rm m}/2$

 $p_{\rm c}$

 $3T_{\rm m}/4$





Source: whiskeybehavior.info





Conclusions

- Several "Black-Belt" PFC Rectifier Topologies
- Highly-Efficiency \rightarrow 99.5% / 99% Non-Isolated/Isolated High Compactness \rightarrow 10...12kW/dm³

Further Improvements



Higher Number of Levels \rightarrow Lower Reliability \rightarrow Only Fault-Tolerant Topologies Survive!





ETH zürich

Further Improvements (cont.)

Faster Switching (?)

Google Little-Box 2.0 **240** W/in³



- 140W/in³ @ f_s=250...1000kHz
 240W/in³ @ f_s=140kHz
 Mapping of Comp. Technologies into Syst. Performance Largely Unclear
- Faster Design & Development (!)

- Mutual Coupling of Performance Indices
 Simulation Tools for Optimal Design / Trade-Offs
- Design for Manufacturing & Measurement
 "Digital Twin" Measurement & Simulation







Future Development 1/2

- **Commoditization / Standardization**
- Extreme Cost Pressure (!)



Key Importance of Technology Partnerships of Academia & Industry





Future Development 2/2

Extrapolation of Technology S-Curve



Thank You !















Y-Rectifier Δ -Rectifier



- Balancing of Phase ModulesHigh Semiconductor Voltage Stress



■ △-Rectifier Clearly Preferable





ETH zürich

Six-Switch Buck-Type PFC Rectifier





- **Derivation of Rectifier Topology**
- $\begin{array}{l} \rightarrow & {\rm Controllability\ of\ Conduction\ State} \\ \rightarrow & {\rm Phase-Symmetry\ /\ Bridge-Symmetry\ } \end{array}$



Technology Progress – Technology Push

■ WBG Semiconductor Technology → Higher Efficiency, Lower Complexity
 ■ Microelectronics → More Computing Power





ETH zürich

System / Smart Grid Drivers

- Metcalfe's Law
- Moving form Hub-Based Concept to Community Concept Increases Potential Network Value Exponentially (~n(n-1) or ~n log(n))







Future Development

"Devices"	 Minimize / Avoid Packages → (PCB) Embedding Integrate Driver Stage Integrate Sensors / Monitoring Multiple Use of Isolated Gate Drive Communication Channel Offer Test Devices with Integrated Measurement Function Facilitate (Double Sided) Heat Extraction
Converters	 Standardized Very Low Cost Building Blocks "Application Specific" = Wide Operating Range Standardized Blocks Self-Parametrization Bidirectional Converters
Systems	 AC and DC Distribution Single Converter vs. Combination of Modules / Cells Initial Costs / Life Cylce Cost Trade-off Grid 4.0
Design	 Minimize Design Time / Fully Computerized Maximize Design Flexibility for Appl. Specific Solution (PCB) Maximize Design Insight for Trade-off Analysis Design for Manufacturing (Planar / PCB Based)
Literature	- More & More "White Noise"





Technology Sensitivity Analysis Based on η-ρ-Pareto Front

Sensitivity to Technology Advancements Trade-off Analysis







Converter Performance Evaluation Based on η - ρ - σ -Pareto Surface

▶ **σ**: kW/\$





21

8



Converter Performance Evaluation Based on η - ρ - σ -Pareto Surface

'Technology Node'



Technology Node: $(\sigma^*, \eta^*, \rho^*, f_P^*)$



