



HARDWARE

PCS3100 – INTRODUÇÃO À ENGENHARIA DE COMPUTAÇÃO

PROF. DR. BRUNO DE CARVALHO ALBERTINI


ABR/2023

O QUE É HARDWARE?



O QUE É HARDWARE?

- O que é um SOFTWARE?
 - O SW existe sem um processador?
 - O que acontece se há um problema no SW?
- O que é um HARDWARE?
 - A parte física da computação: portas lógicas, circuitos integrados, processadores, etc.



EU:



9/9

0800
1000

anctam started

" stopped - anctam ✓

13⁰⁰ MC (032) MP - MC

(033) PRO 2

conck

}	1.2700	9.037 847 025
		9.037 846 995 conck
	1.982647000	
	2.130476415 (03)	4.615925059 (-2)
	2.130476415	
	2.130676415	

Relays 6-2 in 033 failed special speed test
in relay " 10.00 test

Relays changed

1100
1525

Started Cosine Tape (Sine check)
Started Mult + Adder Test.

1545




Relay #70 Panel F
(moth) in relay.

First actual case of bug being found.

~~1630~~ anctam started.


1700 closed down.



Source: Gartner

PROTÓTIPO COM FPGA?

FPGA: Number of Embedded Microprocessors




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

PROCESSADORES ESTÃO VIRANDO MODA!

FPGA: Projects Working on Safety Critical Design




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

SISTEMAS CRÍTICOS ESTÃO CRESCENDO

FPGA: Non-trivial Bug Escapes into Production




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

BUGS AINDA ESCAPAM
(COMPARE COM SW :)

FPGA: Type of Flaws Contributing to a Production Issue



* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

QUAIS BUGS ESCAPAM?

FPGA: Completion to Project's Original Schedule




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

ISSO ATRASADO O PROJETO?

FPGA: Percentage of Project Time Spent in Verification




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

QUANTO TEMPO GASTAMOS TESTANDO?

FPGA: Mean % Time Design Engineer is Doing Design vs Verification




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

COMPARAÇÃO DEV-DEBUG

FPGA: Design Language Adoption Next Twelve Months



* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

TENDÊNCIAS DE LINGUAGENS (DEV)

FPGA: Verification Language Adoption



* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

TENDÊNCIAS DE LINGUAGENS (DEBUG)

ASIC Study Participation by Gate Count (Design Size)




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

TAMANHO DOS ASICS

ASIC: Percentage of Project Time Spent in Verification




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

VERIFICAÇÃO NOS ASICS

Why was emulation used on the project



* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

EMULAÇÃO

Why was FPGA prototyping used on the project



Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study


* Multiple answers possible

© Mentor Graphics Corporation

Mentor
A Siemens Business

PROTÓTIPO EM FPGA

ASIC: Design Language Adoption Next Twelve Months



** Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

LINGUAGEM USADA EM ASICS

ASIC: Number of Required Spins Before Production



Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor
A Siemens Business

NÚMERO DE INTERAÇÕES


PORQUE SE TORNAR UM ENG. DE HARDWARE?

- HW está crescendo:
 - Low-power
 - Massive Computing
- HW é engenharia:
 - Problemas são físicos e não abstratos
 - Criatividade

CARREIRA EM HW

Dados de 2011/2022

Avg. Wages For Related Jobs



- Computer hardware engineers
- Electronics engineers, except computer
- Computer software engineers, applications
- Computer software engineers, systems software

Source: Bureau of Labor Statistics

PORQUE SE TORNAR UM ENG. DE HARDWARE?

- Sistemas Embarcados
 - Onda “maker”
 - IoT
 - Conectividade (5G/smart-<coloqueaqui>)
- IA e Data Analytics
 - Até 2025, 50% dos datacenters terão algum tipo de FPGA (Intel)

PROCESSADOR DA INTEL

<https://www.nextplatform.com/2018/05/24/a-peek-inside-that-intel-xeon-fpga-hybrid-chip/>




THIS IS JUST THE BEGINNING...

**INTEL® PROGRAMMABLE
ACCELERATION CARDS (PAC)**
WITH ARRIA® 10 GX FPGA



SAMPLING TODAY
GENERAL AVAILABILITY 1H2018

**INTEL® XEON®
SCALABLE PLATFORM**
WITH INTEGRATED FPGA



SAMPLING TODAY
GENERAL AVAILABILITY 2H2018

**NEXT GENERATION
PACS & PLATFORMS**



HIGHER PERFORMANCE
INCREASED CONNECTIVITY
MORE INTEGRATION OPTIONS

Application & IP Migration to Multiple Platforms

COMO SE TORNAR UM ENG. DE HW?

- Engenharia Elétrica
 - Ir para PSI (silício) ou PCS (digitais)
- Engenharia de Computação
 - Sistemas Digitais
 - Arquiteturas de Computadores
 - Sistemas Embarcados

O QUE FAZ UM ENG. DE HW?

- **Projetar HW computacional**
 - Propósito específico, processadores, comunicação
- **Testar HW**
 - Ciclo teste > atualização > teste
- **Suportar o SW**
 - Drivers, SO, emuladores, etc.

COMPLICAÇÕES

- HW é intolerante a erros
- Criatividade e habilidade em solucionar problemas
- Capacidade analítica

TEXTO PARA LEITURA (IMEDIATA)



[bit.ly/
2u8S1rI](https://bit.ly/2u8S1rI)

PESQUISA EM HARDWARE NO PCS

- Arquiteturas
- Hardware paralelo
- Sistemas Embarcados
- Aplicações


ARQUITETURAS

- Hardware de propósito específico
 - Criptohardware
 - Unidades voltadas para IA



HARDWARE PARALELO


- Como fazer várias coisas ao mesmo tempo?
- Como aproveitar arquiteturas massivamente paralelas?



SISTEMAS EMBARCADOS

- Redes de sensores sem fio
 - Transmissão de dados ad-hoc
 - Protocolos
 - SDR (*Software Defined Radio*)
 - Segurança

Energy consumption per symmetric cryptography task



SISTEMAS EMBARCADOS

- Consumo de energía
 - Hardware específico para economía de energía
 - Ambientes severamente limitados

GND

VDD

RST

256 BYTE EEPROM

DATA BUS

EEPROM
COLUMN
DECODER

8 BIT BI-DIR LATCH / PARALLEL - SERIAL SHIFT

8 BIT ADDRESS REGISTER

ADDRESS BUS

TEST

ROW DECODER

PSG CONTROL

I/O

CLK

INFINEON M1264-U1

CDEF
1111


32 BIT PROM TABLE

EC/PSG Area (32 bits)

EEPROM DECODED ROW DRIVERS

TEST CIRCUITRY

TEST ENABLE LOOPBACK ->









Figure 1: The smart chip in a card






APLICAÇÕES


- A mágica da computação...
- Localização
- Coleta de Dados
 - *Citizen Science*
- Aceleração de desempenho



EXEMPLOS











OUTROS PROJETOS

- Audio Fingerprint + CNN
- PCL motion detection
- Video colorizing
- Neuromorphic Processor

ONDA MAKER

- Dispositivo de prototipação
- Linguagens de descrição
- Laboratório Digital 😊



<http://www.laa.pcs.usp.br>

<http://www.biocomp.org.br>

balbertini@usp.br