
AULA Nº 08 ORGANIZAÇÃO DE COMPUTADORES

Tradução, compilação e desempenho

Ligando objetos

Produz imagem executável
1. Junta segmentos
2. Resolve rótulos (determina endereços)
Ex.: instruções de desvio ou salto
3. Corrige referências dependentes de local e externas




Carregando um programa

Carrega imagem do disco para memória

- 1. Lê header para obter tamanho de segmentos
- 2. Cria espaço de endereçamento virtual
- 3. Copia segmento de texto e inicializa dados
- 4. Coloca argumentos na pilha
- 5. Inicializa registradores (inclusive \$sp, \$fp, \$gp)
- 6. Salta para rotina inicial copia argumentos para \$a0, ... e inicia quando sair, chama syscall

Produzindo um objeto

Assembler traduz e provê informações. Header: conteúdo do módulo objeto Segmento de texto: instruções traduzidas Segmento de dados estático: toda duração Info de relocação: para conteúdo que depende de referências absolutas do programa carregado Tabela de símbolos: definições globais e referências externas Info de debug: para associar a código fonte





Compilador e desempenho

gcc optimization	Relative performance	Clock cycles (millions)	Instruction count (millions)	СРІ	
None	1.00	158,615	114,938	1.38	
01 (medium)	2.37	66,990	37,470	1.79	
O2 (full)	2.38	66,521	39,993	1.66	
03 (procedure integration)	2.41	65,747	44,993	1.46	
FIGURE 2.28 Comparing performance, instruction count, and CPI using compiler optimization for Bubble Sort. The programs sorted 100.000 words with the array initialized to random values. These programs were run on a Pentium 4 with a clock rate of 3.06 GHz and a 533 MHz system bus with 2 GB of PC2100 DOR SDRAM. It used Linux version 2 420.					

Exer	Exemplo – Ordenação			
<pre>void swap { int temp temp = v v[k] = v v[k+1] = }</pre>	[k]; [k+1];	t k) FICURE 2.24 A C procedure that swaps two uses his procedure in a sorting example. Copyright © 2009 Elsevier, inc. All rights reserv		
		Procedure body		
swap: sll add lw lw sw sw	\$t1, \$a1, 2 \$t1, \$a0, \$t1 \$t0, 0(\$t1) \$t2, 4(\$t1) \$t2, 0(\$t1) \$t0, 4(\$t1)	<pre># reg \$t1 = k * 4 # reg \$t1 = v + te address of v[k] # reg \$t1 = v + te address of v[k] # reg \$t2 = v[k + 1] # reg \$t2 = v[k + 1] # reg \$t2 = v[k + 1] # reg \$t2 = v[t] </pre>		
	F	Procedure return	FIGURE 2.25 MIPS assembly code of the procedure swap in Figure 2.24.	
jr	\$ra	∦return to calling routine	Copyright © 2009 Elsevier, Inc. All rights reserved.	

Linguagens e algoritmos

Language	Execution method	Optimization	Bubble Sort relative performance	Quicksort relative performance	Speedup Quicksort vs. Bubble Sort
С	Compiler	None	1.00	1.00	2468
	Compiler	01	2.37	1.50	1562
	Compiler	02	2.38	1.50	1555
	Compiler	03	2.41	1.91	1955
Java	Interpreter	-	0.12	0.05	1050
	JIT compiler	-	2.13	0.29	338
The last column	shows the advantage in perfor	rmance of Quicksort or	using interpretation and optin ver Bubble Sort for each langua	age and execution option. The	
The last column the same system Copyright © 200	shows the advantage in perfor n as Figure 2.28. The JVM is S 9 Elsevier, Inc. All rights reserv	rmance of Quicksort or Sun version 1.3.1, and ved.		age and execution option. The 1.3.1.	ese programs were run on
The last column the same system Copyright © 200	shows the advantage in perfor n as Figure 2.28. The JVM is S 9 Elsevier, Inc. All rights reserv	rmance of Quicksort or Sun version 1.3.1, and ved.	ver Bubble Sort for each langua the JIT is Sun Hotspot version :	age and execution option. The 1.3.1.	ese programs were run on

Exemplo – Ordenação				
<pre>void sort (int v[], int n) { int i, j; for (i = 0; i < n; i += 1) (</pre>		Sort: eddi SW SW SW SW SW SW	Saving anglotom Top, Stry, - 20 For _ (16)(p) for set For on Stack for 5 registers for _ (16)(p) for set For on Stack 512, - (16)(p) for set For on Stack 512, - (16)(p) for set For on Stack 513, - (16)(p) for set For on Stack 514, - (16)(p) for set For on Stack	
for (j = i - 1; j >= 0 && v[j] > v[j + 1]; j -= 1) (swap(v,j);	Move patienetiers	nove nove	Procedure body \$12, \$40 0 copy parameter \$40 into \$12 (save \$40) \$12, \$41 0 copy parameter \$41 into \$12 (save \$40)	
1	Outer loop	foritst: beg addi	5a0, 5zerzőfi=0 a1656, 5a0, 5a1 é reg 560=0 (f 5a0 5 5a3 († 5 n) 560, 5zerz, anitál égo to anitál (f 5a0 5 5a3 († 5 n) 50, a00, - 101 - 1	
FIGURE 2.26 A C procedure that performs a sort on the array v. Copyright © 2009 Elsevier, Inc. All rights reserved.	Inner loop	for2tst; bre s11 add 1w ilt bee	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
	Pasa parameters and call	nove nove jal	SeE, So2 # Lot parameter of swap is v (ald SeD) Se1, So1 # 2nd parameter of swap is J swap # swap code above in Figure 2.25	
	Inner Isop Outer Isop	addi j exitZ: addi	451, 451, -1#J → 1 farEtst # jimp to test of inner loop 540, 540, 1 #1 + 1	
		1	foritat # jump to test of eater loop Restering registers	
FIGURE 2.27 MIPS assembly version of procedure sort in Figure 2.26.		exitl: lw lw lw lw lw	tsl. 015p) # restere 50 (rimistack tsl. 415p)# restere 51 (rimistack tsl. 015p)# restere 51 (rimistack tsl.)[2059) # restere 50 (rimistack tsl.)[2059) # restere 150 (rimistack	
Copyright © 2009 Elsevier, Inc. All rights reserved.		2001	15p.15p.20 Prestore stack printer	

Distribuição de instruções

		Fre		quency	
Instruction class	MIPS examples	HLL correspondence	Integer	Ft. pt.	
Arithmetic	add, sub, addi	Operations in assignment statements	16%	48%	
Data transfer	lw,sw,lb,lbu,lh, lhu,sb,lui	References to data structures, such as arrays	35%	36%	
Logical	and.or.nor.andi.ori. sll.srl	Operations in assignment statements	12%	4%	
Conditional branch	beq,bne,slt,slti, sltiu	If statements and loops	34%	8%	
Jump	j.jr.jal	Procedure calls, returns, and case/switch statements	2%	0%	
	category for the average SPEC2006	dence to high-level program language constructs, and percent a benchmarks.	ge of MIPS		

ARM e MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size (bits)	32	32
Address space (size, model)	32 bits, flat	32 bits, flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Integer registers (number, model, size)	15 GPR × 32 bits	31 GPR × 32 bits
1/0	Memory mapped	Memory mapped
FIGURE 2.31 Similarities in ARM and MIPS instruction sets.		

Referências

Seções 2.12 a 2.19 - "Organização e Projeto de Computadores – A Interface Hardware/Software", David A. Patterson & John L. Hennessy, Campus, 4 edição, 2013.

