

PSI2662 – Projeto em Sistemas Eletrônicos Embarcados: Sensores e Atuadores

Timers

Escola Politécnica da Universidade de São Paulo

Prof. Gustavo Rehder – grehder@lme.usp.br




Segundo Semestre de 2015



Timers no KL25Z

- PIT - Periodic Interrupt Timer
 - Gera interrupções periódicas.
- TPM - Timer/PWM Module
 - Conectado a portas de I/O; possui input capture, output compare, pode gerar sinais de PWM; pode gerar interrupções.
- LPTMR - Low-Power Timer
 - Pode operar como timer ou contador in todos os modos de potência; pode “acordar” o sistema com interrupções; pode sincronizar o hardware.
- Real-Time Clock
 - Alimentado por um cristal externo de 32.768 kHz; rastreia tempo em segundos utilizando um registrador de 32 bits; pode gerar um alarme; pode gerar um sinal de 1 Hz e/ou uma interrupção; pode “acordar o sistema com interrupção.
- SYSTICK
 - Parte do Cortex M0+ Core; contador que pode gerar interrupções





Timer/PWM Module

- 3 módulos (TPMx = TPM0, TPM1 e TPM2)
 - 1 com 6 canais e 2 com 2 canais
 - Contador de 16 bits (up ou down)
 - Modos: Output Compare, Input Capture e PWM




Figure 5-16: The role of TPMx_MOD




Figure 5-17: CMOD and PS (Prescaler) bits

SIM_SCGC6: 0x103C

D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D2	D1	D0
DAC0	0	RTC	0	ADC0	TPM2	TPM1	TPM0	PIT	0	0	DYNAMIC	FTF

bit	Name	Description
24	TPM0	TPM0 clock gate control (0: clock disabled, 1: clock enabled)
25	TPM1	TPM1 clock gate control (0: clock disabled, 1: clock enabled)
26	TPM2	TPM2 clock gate control (0: clock disabled, 1: clock enabled)

Figure 5-11: SIM_SCGC6 (SIM Clock Gating Control Register 6)

TPMx_SC: 0x0000

D31	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Reserved		DMA	TOF	TOIE	CPWMS	CMOD				PS	

Figure 5-18: Timer Status and Control (TPMx_SC) Register

TPMx_CNT: 0x0004

D31	D30	D17	D16	D15	D14	D2	D1	D0
Reserved										COUNT

Figure 5-13: TPMx_CNT Register

TPMx_MOD: 0x0008

D31	D30	D17	D16	D15	D14	D2	D1	D0
Reserved										MOD

Figure 5-14: TPMx_CNT and TPMX_MOD registers

SIM_SOPT2: 0x1004

D31	...	D28	D27	D26	D25	D24	D23	...	D19	D18	D17	D16	D15	D8	D7	...	D5	D4	D3	...	D0	
0		UART	TPM	0		USBSR	0		0		PLL	SEL		0		CLKOU	TSEL			TRICK	OUTSEL		0

TPM clock source select selects the clock source for the TPM counter clock

TPMSRC	Selected Clock
00	Clock disabled
01	MCGFLLCLK clock or MCGFLLCLK/2
10	OSCECLK clock
11	MCGIRCLK clock

Figure 5-12: SIM_SOPT2 (System Options 2)



TPM Output Compare




Figure 5-19: The Channels of TPMx




Figure 5-21: Output Circuit



Figure 5-20: TPMx_CnV (TPMx Channel Value) Register



Figure 5-22: TPMxCnSC (TPMx Channel Status and Control)

Flag

Configuração da Saída




Figure 5-23: In Toggle Mode



Input Capture

Frequência e Largura de Pulso




Figure 5-27: Input Edge Time Capturing




Figure 5-28: Measuring Period and Pulse Width

Eventos




Figure 5-29: Counter Diagram

→ Interrupção