

4) No KL25Z, qual é o registrador utilizado para habilitar o clock nos GPIOs? Qual bit habilita o clock na porta E?

SIM_SCGC5, bit D13




Figure 2-13: SIM_SCGC5 (System Clock Gating Control Register 5) Register

5) No KL25Z, como fazer para definir somente o pino 5 da porta C como saída?

$\text{GPIOC_PDDR} |= 0000\ 0000\ 0000\ 0000\ 0000\ 0010\ 0000$

$\text{GPIO_PDDR} |= 0x20$




Figure 2-9: GPIOx_PDDR (Port Data Direction Register)




Figure 2-7: The Data and Direction Registers and a Simplified View of an I/O pin

6) No KL25Z, como configurar o PTB0 como entrada analógica?

$\text{PORTB_PCR0} \&= 1111\ 1111\ 1111\ 1111\ 1111\ 1000\ 1111\ 1111$