


Revisão de TTL

Jun Okamoto Jr.


Níveis de tensão em TTL




Níveis de tensão em TTL



Níveis de tensão em TTL




Níveis de tensão em TTL




Quais são as tensões para os níveis lógicos HIGH e LOW?

Níveis de tensão em TTL




Quais são as tensões para os níveis lógicos HIGH e LOW?
DEPENDE!


Níveis de tensão em TTL



Níveis de tensão em TTL



Níveis de tensão em TTL




Correntes em TTL


Qual é a direção da corrente num porta TTL?
E para cada TTL?

DEPENDENTE!


Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL




Correntes em TTL



Correntes em TTL



Correntes em TTL



Correntes x Tecnologia


Correntes x Tecnologia

- A tecnologia de fabricação determina a corrente e a velocidade e as tensões variam um pouco

Correntes x Tecnologia

- A tecnologia de fabricação determina a corrente e a velocidade e as tensões variam um pouco
- Código do componente

SN74xx00A



Exemplo de TTL

SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Package Options Include Plastic Small-Outline (D, NS, PS), Shrink Small-Outline (DS), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (Q) DIPs.

Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) Package

SN5400...J PACKAGE (TOP VIEW)
 SN54LS00, SN54S00...D, N, OR NS PACKAGE (TOP VIEW)
 SN7400...Q, DS, N, OR NS PACKAGE (TOP VIEW)

SN5400...J PACKAGE (TOP VIEW)
 SN54LS00, SN54S00...FK PACKAGE (TOP VIEW)

description/ordering information
 These devices contain four independent 2-input NAND gates. The devices perform the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

Logic symbols

Tecnologia Standard

	SN5400			SN7400			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage	0.8			0.8			V
I _{OH} High-level output current	-0.4			-0.4			mA
I _{OL} Low-level output current	16			16			mA
T _A Operating free-air temperature	-55	125	0	0	70		°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia Standard

	SN5400			SN7400			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	2			2			V
V _{IL}		0.8			0.8		V
I _{OH}			-0.4			-0.4	mA
I _{OL}			16			16	mA
T _A	-55	125		0	70		°C

Notação: I_{OH} - Corrente de saída para nível lógico High

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia Standard

	SN5400			SN7400			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	2			2			V
V _{IL}		0.8			0.8		V
I _{OH}			-0.4			-0.4	mA
I _{OL}			16			16	mA
T _A	-55	125		0	70		°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia Standard

	SN5400			SN7400			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	2			2			V
V _{IL}		0.8			0.8		V
I _{OH}			-0.4			-0.4	mA
I _{OL}			16			16	mA
T _A	-55	125		0	70		°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia Standard

PARAMETER	TEST CONDITIONS†	SN5400			SN7400			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = \text{MIN.}$, $I_I = -12 \text{ mA}$			-1.5			-1.5	V
V_{OH}	$V_{CC} = \text{MIN.}$, $V_{IL} = 0.8 \text{ V.}$, $I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
V_{OL}	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V.}$, $I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
I_I	$V_{CC} = \text{MAX.}$, $V_I = 5.5 \text{ V}$			1			1	mA
I_{IH}	$V_{CC} = \text{MAX.}$, $V_I = 2.4 \text{ V}$			40			40	μA
I_{IL}	$V_{CC} = \text{MAX.}$, $V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
I_{OS}^{\ddagger}	$V_{CC} = \text{MAX.}$	-20		-55	-18		-55	mA
I_{CCH}	$V_{CC} = \text{MAX.}$, $V_I = 0 \text{ V}$		4	8		4	8	mA
I_{CCL}	$V_{CC} = \text{MAX.}$, $V_I = 4.5 \text{ V}$		12	22		12	22	mA

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia Standard


PARAMETER	TEST CONDITIONS†	SN5400			SN7400			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = \text{MIN.}$, $I_I = -12 \text{ mA}$			-1.5			-1.5	V
V_{OH}	$V_{CC} = \text{MIN.}$, $V_{IL} = 0.8 \text{ V.}$, $I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
V_{OL}	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V.}$, $I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
I_I	$V_{CC} = \text{MAX.}$, $V_I = 5.5 \text{ V}$			1			1	mA
I_{IH}	$V_{CC} = \text{MAX.}$, $V_I = 2.4 \text{ V}$			40			40	μA
I_{IL}	$V_{CC} = \text{MAX.}$, $V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
I_{OS}^{\ddagger}	$V_{CC} = \text{MAX.}$	-20		-55	-18		-55	mA
I_{CCH}	$V_{CC} = \text{MAX.}$, $V_I = 0 \text{ V}$		4	8		4	8	mA
I_{CCL}	$V_{CC} = \text{MAX.}$, $V_I = 4.5 \text{ V}$		12	22		12	22	mA

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)


Entrada
 $I_{IH} = 40 \text{ } \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)



Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)


Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)



Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)


Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)



Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H = 4 \times 40 \mu\text{A} = 160 \mu\text{A} = 0,16 \text{ mA}$$




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H^{MAX} = n \times I_{IH} \leq I_{OH}$$




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H^{MAX} = n \times I_{IH} \leq I_{OH}$$




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \text{ }\mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H^{MAX} = n \times I_{IH} \leq I_{OH}$$




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \text{ }\mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H^{MAX} = n \times I_{IH} \leq I_{OH}$$




Fan-out

Saída
 $I_{OH} = 0,4 \text{ mA}$ (saindo)
 $I_{OL} = 16 \text{ mA}$ (entrando)

Entrada
 $I_{IH} = 40 \text{ }\mu\text{A}$ (entrando)
 $I_{IL} = 1,6 \text{ mA}$ (saindo)

$$i_H^{MAX} = n \times I_{IH} \leq I_{OH}$$



Tecnologia LS

- Low Power Schotky

	SN54LS00			SN74LS00			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage						V
V _{IH}	High-level input voltage						V
V _{IL}	Low-level input voltage						V
I _{OH}	High-level output current						mA
I _{OL}	Low-level output current						mA
T _A	Operating free-air temperature						°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia LS

PARAMETER	TEST CONDITIONST	SN54LS00			SN74LS00			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = MIN, I _I = -18 mA	-1.5						V	
V _{OH}	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = -0.4 mA	2.5	3.4	2.7			3.4	V	
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 4 mA, I _{OL} = 8 mA	0.25			0.4	0.25		0.4	V
I _I	V _{CC} = MAX, V _I = 7 V	0.1						mA	
I _{IH}	V _{CC} = MAX, V _I = 2.7 V	20						μA	
I _{IL}	V _{CC} = MAX, V _I = 0.4 V	-0.4						mA	
I _{OS} §	V _{CC} = MAX	-20			-100	-20		-100	mA
I _{COH}	V _{CC} = MAX, V _I = 0 V	0.8			1.6	0.8		1.6	mA
I _{CCL}	V _{CC} = MAX, V _I = 4.5 V	2.4			4.4	2.4		4.4	mA

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia LS

PARAMETER	TEST CONDITIONST	SN54LS00			SN74LS00			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}	V _{CC} = MIN, I _I = -18 mA	-1.5						V	
V _{OH}	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = -0.4 mA	2.5	3.4	2.7			3.4	V	
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 4 mA, I _{OL} = 8 mA	0.25			0.4	0.25		0.4	V
I _I	V _{CC} = MAX, V _I = 7 V	0.1						mA	
I _{IH}	V _{CC} = MAX, V _I = 2.7 V	20						μA	
I _{IL}	V _{CC} = MAX, V _I = 0.4 V	-0.4						mA	
I _{OS} §	V _{CC} = MAX	-20			-100	-20		-100	mA
I _{COH}	V _{CC} = MAX, V _I = 0 V	0.8			1.6	0.8		1.6	mA
I _{CCL}	V _{CC} = MAX, V _I = 4.5 V	2.4			4.4	2.4		4.4	mA

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia S

- High Speed Schotky

	SN54S00			SN74S00			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia S

- High Speed Schotky

	SN54S00			SN74S00			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{OH} High-level output current			-1			-1	mA
I _{OL} Low-level output current			20			20	mA
T _A Operating free-air temperature	-55		125	0		70	°C

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia S

PARAMETER	TEST CONDITIONS†	SN54S00			SN74S00			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.2			-1.2	V
V _{OZH}	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
V _{OZL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	V
I _I	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V			50			50	µA
I _{IL}	V _{CC} = MAX, V _I = 0.5 V			-2			-2	mA
I _{OS} §	V _{CC} = MAX	-40		-100	-40		-100	mA
I _{COH}	V _{CC} = MAX, V _I = 0 V		10	16		10	16	mA
I _{CCL}	V _{CC} = MAX, V _I = 4.5 V		20	36		20	36	mA

Texas Instruments, Inc. SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 Quadruple 2-Input Positive-NAND Gates; 2003

Tecnologia S

PARAMETER	TEST CONDITIONS†	SN54500			SN74500			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = \text{MIN.}$, $I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = \text{MIN.}$, $V_{IL} = 0.8 \text{ V.}$, $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V
V_{OL}	$V_{CC} = \text{MIN.}$, $V_{IH} = 2 \text{ V.}$, $I_{OL} = 20 \text{ mA}$			0.5			0.5	V
I_I	$V_{CC} = \text{MAX.}$, $V_I = 5.5 \text{ V}$			1			1	mA
I_{IH}	$V_{CC} = \text{MAX.}$, $V_I = 2.7 \text{ V}$			50			50	μA
I_{IL}	$V_{CC} = \text{MAX.}$, $V_I = 0.5 \text{ V}$			-2			-2	mA
I_{OS}^{\S}	$V_{CC} = \text{MAX.}$	-40		-100	-40		-100	mA
I_{OCH}	$V_{CC} = \text{MAX.}$, $V_I = 0 \text{ V}$		10	16		10	16	mA
I_{OCL}	$V_{CC} = \text{MAX.}$, $V_I = 4.5 \text{ V}$		20	36		20	36	mA

† Texas Instruments, Inc. SN5400, SN54LS00, SN64500, SN7400, SN74LS00, SN74500 Quadrate 2-Input Positive-NAND Gates, 2003

Exercício sobre Fan-out

TTL Standard

Saída $I_{OH} = 0,4 \text{ mA}$ (saindo) $I_{OL} = 16 \text{ mA}$ (entrando)
Entrada $I_{IH} = 40 \mu\text{A}$ (entrando) $I_{IL} = 1,6 \text{ mA}$ (saindo)

TTL LS

Saída $I_{OH} = 0,4 \text{ mA}$ (saindo) $I_{OL} = 8 \text{ mA}$ (entrando)
Entrada $I_{IH} = 20 \mu\text{A}$ (entrando) $I_{IL} = 0,4 \text{ mA}$ (saindo)

TTL S

Saída $I_{OH} = 1 \text{ mA}$ (saindo) $I_{OL} = 20 \text{ mA}$ (entrando)
Entrada $I_{IH} = 50 \mu\text{A}$ (entrando) $I_{IL} = 2 \text{ mA}$ (saindo)

Out\In	STD	LS	S
STD	10(H)/10(L)		
LS			
S			

Exercício sobre Fan-out

TTL Standard

Saída $I_{OH} = 0,4 \text{ mA}$ (saindo) $I_{OL} = 16 \text{ mA}$ (entrando)
Entrada $I_{IH} = 40 \mu\text{A}$ (entrando) $I_{IL} = 1,6 \text{ mA}$ (saindo)

TTL LS

Saída $I_{OH} = 0,4 \text{ mA}$ (saindo) $I_{OL} = 8 \text{ mA}$ (entrando)
Entrada $I_{IH} = 20 \mu\text{A}$ (entrando) $I_{IL} = 0,4 \text{ mA}$ (saindo)


TTL S

Saída $I_{OH} = 1 \text{ mA}$ (saindo) $I_{OL} = 20 \text{ mA}$ (entrando)
Entrada $I_{IH} = 50 \mu\text{A}$ (entrando) $I_{IL} = 2 \text{ mA}$ (saindo)

Out\In	STD	LS	S
STD	10(H)/10(L)	20(H)/40(L)	8(H)/8(L)
LS	10(H)/5(L)	20(H)/20(L)	8(H)/4(L)
S	25(H)/12,5(L)	50(H)/50(L)	20(H)/10(L)

Velocidade de chaveamento

- Tempo de propagação entre um determinado nível da entrada para a saída mudar de LOW para HIGH (T_{PLH}) ou de HIGH para LOW (T_{PHL})



Velocidade de chaveamento

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN5400 SN7400			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 400 \Omega$ $C_L = 15 \text{ pF}$	11	22	ns	
t_{PHL}				7	15		

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS00 SN74LS00			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 2 \text{ k}\Omega$ $C_L = 15 \text{ pF}$	9	15	ns	
t_{PHL}				10	15		

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54900 SN74900			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 280 \Omega$ $C_L = 15 \text{ pF}$	3	4.5	ns	
t_{PHL}				3	5		
t_{PLH}	A or B	Y	$R_L = 280 \Omega$ $C_L = 50 \text{ pF}$	4.5		ns	
t_{PHL}				5			

Texas Instruments, Inc. SN5400, SN54LS00, SN54900, SN7400, SN74LS00, SN74900 Quadrate 2-Input Positive-NAND Gates; 2003

Velocidade de chaveamento

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN5400 SN7400			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 400 \Omega$ $C_L = 15 \text{ pF}$	11	22	ns	
t_{PHL}				7	15		

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS00 SN74LS00			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 2 \text{ k}\Omega$ $C_L = 15 \text{ pF}$	9	15	ns	
t_{PHL}				10	15		

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54900 SN74900			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 280 \Omega$ $C_L = 15 \text{ pF}$	3	4.5	ns	
t_{PHL}				3	5		
t_{PLH}	A or B	Y	$R_L = 280 \Omega$ $C_L = 50 \text{ pF}$	4.5		ns	
t_{PHL}				5			

Texas Instruments, Inc. SN5400, SN54LS00, SN54900, SN7400, SN74LS00, SN74900 Quadrate 2-Input Positive-NAND Gates; 2003


Tipos de saída de TTL

- Totem-pole
- Open-collector
- Tri-state

Totem-pole




Totem-pole




<http://www.eaboo.com/history-starts-here-to-the-starkey-park-totem-pole/>


Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole




Totem-pole





Totem-pole




Exemplo: Inversora de alta tensão (74LS06)



Exemplo: Inversora de alta tensão (74LS06)



Exemplo: Inversora de alta tensão (74LS06)




1/6 SN74LS06
(só estágio de saída)

Open-collector


	SN54LS06			SN74LS06 SN74LS16			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage						
V _{IH}	High-level input voltage						
V _{IL}	Low-level input voltage						
V _{OH}	High-level output voltage						
I _{OL}	Low-level output current						
T _A	Operating free-air temperature						

Texas Instruments, Inc. SN54LS06, SN74LS06, SN74LS16 Hex Inverter Buffer/Drivers with Open-collector High-Voltage Outputs; 2003

Open-collector



Open-collector



Memória

Circuitos combinatórios

Saída é função direta da entrada atual




Saída depende da entrada e do estado anterior do circuito

Flip-flop

- Tipo R-S
- Tipo J-K
- Tipo D
- Tipo T


Flip-flop

- Tipo R-S
- Tipo J-K
- Tipo D
- Tipo T




Flip-flop

- Tipo R-S
- Tipo J-K
- Tipo D
- Tipo T





Flip-flop

- Tipo R-S
- Tipo J-K
- Tipo D
- Tipo T



CLK	D	Q
↑	H	H
↑	L	L
L	x	Q ^{ANT}

Flip-flop tipo D



Flip-flop tipo D

SN5474, SN54LS74A, SN54S74
SN7474, SN74LS74A, SN74S74
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

Dependable Texas Instruments Quality and Reliability

description
 These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rest time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels of the outputs.

The SN54[†] family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74[†] family is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS		OUTPUTS	
PRE	CLR	Q	\bar{Q}
L	X	X	X
L	L	X	X
L	H	L	H
H	L	L	H
H	H	Q	\bar{Q}

[†] The output levels in this configuration are not guaranteed to meet the minimum levels of logic 0 and logic 1 when used as an inverter. For information, the configurations in parentheses meet the minimum output levels.

logic symbol[†]

logic diagram (positive logic)


Flip-flop tipo D

	SN54LS74A			SN74LS74A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage		0.7			0.8		V
I _{OH}	High-level output current			-0.4			-0.8	mA
I _{OL}	Low-level output current			4			8	mA
f _{clock}	Clock frequency	0	25	0	25			MHz
t _w	Pulse duration	CLK high	25		25			ns
		PRE or CLR low	25		25			ns
t _{su}	Setup time-before CLK↑	High-level data	20		20			ns
		Low-level data	20		20			ns
t _h	Hold time-data after CLK↓	5		5			ns	
T _A	Operating free-air temperature	-55	125	0	70			°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				15	25		MHz
t _{PLH}	PRE or CLR	Q or \bar{Q}				25	ns
t _{PHL}			R _L = 400 Ω, C _L = 15 pF			40	ns
t _{PLH}	CLK	Q or \bar{Q}			14	25	ns
t _{PHL}					20	40	ns

Texas Instruments, Inc. SN54LS74A, 74LS74A Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear: 1988

Registrador de 8-bits com saída 3-s



Function Tables

'LS373, 'S373 (each latch)

INPUTS		OUTPUT	
OC	C	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

'LS374, 'S374 (each latch)

INPUTS		OUTPUT	
OC	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

