











uA741

SLOS094E -NOVEMBER 1970-REVISED JANUARY 2015

# µA741 General-Purpose Operational Amplifiers

#### **Features**

- **Short-Circuit Protection**
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- No Latch-Up

## **Applications**

- **DVD Recorders and Players**
- Pro Audio Mixers

## 3 Description

The µA741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is shortcircuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 11.


The µA741C device is characterized for operation from 0°C to 70°C. The µA741M device (obsolete) is characterized for operation over the full military temperature range of -55°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
μΑ741x	PDIP (8)	9.81 mm × 6.35 mm
	SO (8)	6.20 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic





Tal	hl	6	of (	റവ	nt	en	ts
·	~:	•	vı ·	-			

1	Features 1		8.2 Functional Block Diagram	9
2	Applications 1		8.3 Feature Description	10
3	Description 1		8.4 Device Functional Modes	
4	Simplified Schematic1		8.5 µA741Y Chip Information	10
5	Revision History2	9	Application and Implementation	
6	Pin Configurations and Functions		9.1 Application Information	11
7	•		9.2 Typical Application	11
′	Specifications	10	Power Supply Recommendations	13
	7.1 Absolute Maximum Ratings		Layout	
	7.2 Recommended Operating Conditions		11.1 Layout Guidelines	
	7.3 Electrical Characteristics µA741C, µA741M		11.2 Layout Example	
	7.4 Electrical Characteristics µA741Y	12	Device and Documentation Support	
	7.5 Switching Characteristics µA741C, µA741M		12.1 Trademarks	
	7.6 Switching Characteristics µA741Y		12.2 Electrostatic Discharge Caution	
_	7.7 Typical Characteristics 7		12.3 Glossary	
8	Detailed Description9	13	Mechanical, Packaging, and Orderable	
	8.1 Overview 9		Information	15

## 5 Revision History

Changes	from	Revision	n	(February	, 2014	۱ to	Revision	F
Citaliges	11 0111	VEAISIOII	ט	(rebiual)	/ 4014	Įιυ	VEAISIOII	

**Page** 

- Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
  Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply
  Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
  Packaging, and Orderable Information section.
- Moved Typical Characteristics into Specifications section.

#### Changes from Revision C (January 2014) to Revision D

## Changes from Revision B (September 2000) to Revision C


Page


Page

- Updated document to new TI data sheet format no specification changes.
- Deleted Ordering Information table.




## 6 Pin Configurations and Functions





μΑ741M . . . FK PACKAGE



NC - No internal connection

#### **Pin Functions**

			PIN			
NAME	J	JG, D, P, or PW	U	FK	TYPE	DESCRIPTION
IN+	5	3	4	7	I	Noninverting input
IN-	4	2	3	5	I	Inverting input
NC	1, 2, 8, 12, 13, 14	8	1, 9, 10	1,3,4,6,8,9,11,13,1 4,16,18,19,20	_	Do not connect
OFFSET N1	3	1	2	2	I	External input offset voltage adjustment
OFFSET N2	9	5	6	12	ı	External input offset voltage adjustment
OUT	10	6	7	15	0	Output
V <sub>CC</sub> +	11	7	8	17	_	Positive supply
V <sub>CC</sub> -	6	4	5	10	_	Negative supply

Copyright © 1970–2015, Texas Instruments Incorporated Submit Documentation Feedback



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)(1)

			μA741C	;	μ <b>Α741</b> Μ		LINUT	
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>		-18	18	-22	22	С	
V <sub>ID</sub>	Differential input voltage (3)		-15	15	-30	30	V	
VI	Input voltage, any input <sup>(2)(4)</sup>		-15	15	-15	15	V	
	Voltage between offset null (either OFFSET N1 or OF	FFSET N2) and V <sub>CC</sub>	-15	15	-0.5	0.5	V	
	Duration of output short circuit <sup>(5)</sup>			Unlimited				
	Continuous total power dissipation		See Table 1					
T <sub>A</sub>	Operating free-air temperature range		0	70	-55	125	°C	
	Case temperature for 60 seconds	FK package	N/A	N/A		260	°C	
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package	N/A	N/A		300	°C	
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package		260	N/A	N/A	°C	
T <sub>stg</sub>	Storage temperature range	·	-65	150	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, unless otherwise noted, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
- (3) Differential voltages are at IN+ with respect to IN -.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or either power supply. For the μA741M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

## 7.2 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC+}$	Cumply valtage		5	15	\/
V <sub>CC</sub> -	Supply voltage	-5	-15	V	
_		μA741C	0	70	00
T <sub>A</sub>	Operating free-air temperature	μΑ741Μ	-55	125	°C

**Table 1. Dissipation Ratings Table** 

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T <sub>A</sub>	TA = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
Р	500 mW	N/A	N/A	500 mW	500 mW	N/A
PS	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW

Product Folder Links: uA741

Submit Documentation Feedback Cop



# 7.3 Electrical Characteristics µA741C, µA741M

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15 \text{ V}$  (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	T (1)	ŀ	JA741C		μ <b>Α741</b> Μ			UNIT
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V	Input offset voltage	V <sub>O</sub> = 0	25°C		1	6		1	5	mV
V <sub>IO</sub>	input onset voitage	V <sub>O</sub> = 0	Full range			7.5		±15	6	IIIV
$\Delta V_{IO(adj)}$	Offset voltage adjust range	$V_O = 0$	25°C		±15			20	200	mV
	Input offset current	V <sub>O</sub> = 0	25°C		20	200			500	nA
I <sub>IO</sub>	input onset current	v <sub>O</sub> = 0	Full range			300			500	ША
	Input bias current	V <sub>O</sub> = 0	25°C		80	500		80	500	nA
I <sub>IB</sub>	input bias current	V <sub>O</sub> = 0	Full range			800			1500	IIA
$V_{ICR}$	Common-mode input voltage range		25°C	±12	±13		±12	±13		V
VICR	Common-mode input voltage range		Full range	±12			±12			V
	Maximum peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	±12	±14		±12	±14		
$V_{OM}$		$R_L \ge 10 \text{ k}\Omega$	Full range	±12			±12			V
VOM		$R_L = 2 k\Omega$	25°C	±10			±10	±13		<u> </u>
		$R_L \ge 2k\Omega$	Full range	±10			±10			
٨	Large-signal differential voltage	$R_L \ge 2k\Omega$	25°C	20	200		50	200		V/mV
$A_{VD}$	amplification	$V_O = \pm 10 \text{ V}$	Full range	15			25			V/IIIV
r <sub>i</sub>	Input resistance		25°C	0.3	2		0.3	2		МΩ
r <sub>o</sub>	Output resistance	$V_0 = 0$ , See <sup>(2)</sup>	25°C		75			75		Ω
$C_{i}$	Input capacitance		25°C		1.4			1.4		pF
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	70	90		70	90		٩D
CIVIKK	Common-mode rejection ratio	VIC = VICRmin	Full range	70			70			dB
k	Supply voltage sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ )	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$	25°C		30	150		30	150	μV/V
k <sub>SVS</sub>	Supply voltage sensitivity ( $\Delta v_{IO}/\Delta v_{CC}$ )	VCC = ±9 V (0 ±13 V	Full range			150			150	μν/ν
Ios	Short-circuit output current		25°C		±25	±40		±25	±40	mA
	Supply current	V <sub>O</sub> = 0, No load	25°C		1.7	2.8		1.7	2.8	mA
I <sub>CC</sub>	Зирріу сипепі	v <sub>O</sub> = 0, NO load	Full range			3.3	-		3.3	mA
P <sub>D</sub>	Total power dissipation	$V_0 = 0$ , No load	25°C		50	85		50	85	mW
гD	Total power dissipation	v <sub>O</sub> = 0, NO loau	Full range			100			100	IIIVV

<sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the  $\mu$ A741C is 0°C to 70°C and the  $\mu$ A741M is -55°C to 125°C.

<sup>(2)</sup> This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.



## 7.4 Electrical Characteristics µA741Y

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

	DADAMETED	TEST CONDITIONS	ı	JA741Y		LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>O</sub> = 0		1	5	mV
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V <sub>O</sub> = 0		±15		mV
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0		20	200	nA
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0		80	500	nA
V <sub>ICR</sub>	Common-mode input voltage range		±12	±13		V
M	Mandanian and a submit college and accident	$R_L = 10 \text{ k}\Omega$	±12	±14		
V <sub>OM</sub>	Maximum peak output voltage swing	$R_L = 2 k\Omega$	±10	±13		V
A <sub>VD</sub>	Large-signal differential voltage amplification	$R_L \ge 2k\Omega$	20	200		V/mV
ri	Input resistance		0.3	2		ΜΩ
ro	Output resistance	V <sub>O</sub> = 0, See <sup>(1)</sup>		75		Ω
C <sub>i</sub>	Input capacitance			1.4		pF
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICRmin</sub>	70	90		dB
k <sub>SVS</sub>	Supply voltage sensitivity (ΔV <sub>IO</sub> /ΔV <sub>CC</sub> )	V <sub>CC</sub> = ±9 V to ±15 V		30	150	μV/V
Ios	Short-circuit output current			±25	±40	mA
I <sub>CC</sub>	Supply current	V <sub>O</sub> = 0, No load		1.7	2.8	mA
P <sub>D</sub>	Total power dissipation	V <sub>O</sub> = 0, No load		50	85	mW

<sup>(1)</sup> This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

## 7.5 Switching Characteristics µA741C, µA741M

over operating free-air temperature range,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	μ <b>Α741</b> C			μ	UNIT		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>r</sub>	Rise time	$V_{I} = 20 \text{ mV}, R_{L} = 2 \text{ k}\Omega,$		0.3			0.3		μs
	Overshoot factor	C <sub>L</sub> = 100 pF, See Figure 1		5%			5%		_
SR	Slew rate at unity gain	$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5			0.5		V/µs

## 7.6 Switching Characteristics µA741Y

over operating free-air temperature range,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	μΑ741Υ			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	ONIT
t <sub>r</sub>	Rise time	$V_L = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$		0.3		μs
	Overshoot factor	C <sub>L</sub> = 100 pF, See Figure 1		5%		_
SR	Slew rate at unity gain	$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5		V/µs

Submit Documentation Feedback




## 7.7 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TEST CIRCUIT Figure 1. Rise Time, Overshoot, and Slew Rate





## **Typical Characteristics (continued)**

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



Submit Documentation Feedback



## 8 Detailed Description


#### 8.1 Overview

The µA741 device is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 11.

The  $\mu$ A741C device is characterized for operation from 0°C to 70°C. The  $\mu$ A741M device (obsolete) is characterized for operation over the full military temperature range of –55°C to 125°C.

## 8.2 Functional Block Diagram



Transistors 22
Resistors 11
Diode 1
Capacitor 1

Copyright © 1970–2015, Texas Instruments Incorporated

Submit Documentation Feedback



#### 8.3 Feature Description

#### 8.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas ( $\beta$ ), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. See the *Application and Implementation* section for more details on design techniques.

#### 8.3.2 Slew Rate


The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The  $\mu$ A741 has a 0.5-V/ $\mu$ s slew rate. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* graphs.

#### 8.4 Device Functional Modes

The  $\mu$ A741 is powered on when the supply is connected. It can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

## 8.5 µA741Y Chip Information

This chip, when properly assembled, displays characteristics similar to the µA741C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



Submit Documentation Feedback

Copyright © 1970–2015, Texas Instruments Incorporated



## **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, currentgain betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. These input mismatches can be adjusted by putting resistors or a potentiometer between the inputs as shown in Figure 13. A potentiometer can be used to fine tune the circuit during testing or for applications which require precision offset control. More information about designing using the input-offset pins, see the application note Nulling Input Offset Voltage of Operational Amplifiers, SLOA045.




Figure 11. Input Offset Voltage Null Circuit

## 9.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal is used to drive a relatively high current load. This circuit is also called a buffer amplifier or unity gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so it can provide as much current as necessary to the output load.




Figure 12. Voltage Follower Schematic

Product Folder Links: uA741

## 9.2.1 Design Requirements

- Output range of 2 V to 11.5 V
- Input range of 2 V to 11.5 V



## **Typical Application (continued)**

· Resistive feedback to negative input

## 9.2.2 Detailed Design Procedure


#### 9.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by its internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within ±12 V, which accommodates the input and output voltage requirements.

#### 9.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The chosen amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

## 9.2.3 Application Curves for Output Characteristics



Submit Documentation Feedback



## 10 Power Supply Recommendations

The µA741 is specified for operation from ±5 to ±15 V; many specifications apply from 0°C to 70°C. The *Typical* Characteristics section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### **CAUTION**

Supply voltages larger than ±18 V can permanently damage the device (see the Absolute Maximum Ratings).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the Layout Guidelines.

## 11 Layout

## 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to Circuit Board Layout Techniques, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 11.2 Layout Example

Copyright © 1970-2015, Texas Instruments Incorporated




Figure 16. Operational Amplifier Schematic for Noninverting Configuration

Product Folder Links: uA741



## **Layout Example (continued)**




Figure 17. Operational Amplifier Board Layout for Noninverting Configuration



## 12 Device and Documentation Support

#### 12.1 Trademarks

All trademarks are the property of their respective owners.

#### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: uA741





17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UA741CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	UA741CP	Samples
UA741CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	UA741CP	Samples
UA741CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	U741	Samples
UA741CPSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	U741	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

4	7 til dillionolono aro nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UA741CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	UA741CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Feb-2014



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	UA741CDR	SOIC	D	8	2500	340.5	338.1	20.6	
I	UA741CPSR	SO	PS	8	2000	367.0	367.0	38.0	

# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.