PSI3024 – Eletrônica

Aula 38 2023





b) Explique o ciclo de leitura da célula de memória RAM estática, através do bloco amplificador sensor e do bloco formado pelos transistores Q_7 , Q_8 e Q_9 . Inicie a explicação esboçando os perfis temporais das fases $\phi_8 e \phi_8$, e "linha de palavra" nos diagramas a seguir.



EXEMPLO 10.3

Considere o inversor pseudo-NMOS fabricado na tecnologia CMOS especificada no Exemplo 10.1, ou seja, $\mu_n C_{ox} = 115 \ \mu \text{A/V}^2, \ \mu_p C_{ox} = 30 \ \mu \text{A/V}^2, \ V_{tn} = -V_{tp} = 0.4 \text{ V e } V_{DD} = 2.5 \text{ V}.$ Seja a razão *W/L* de Q_N de $(0,375 \ \mu \text{m}/0.25 \ \mu \text{m})$ e r = 9. Obtenha:

- (a) V_{OH} , V_{OL} , V_{IL} , V_{IH} , V_M , $MR_H e MR_L$ (b) $(W/L)_p$
- (c) $I_{\text{estat}} \in P_D$
- (d) t_{PLH} , t_{PHL} e t_P , supondo uma capacitância total na saída do inversor de 7 fF

Inversor pseudo-NMOS











• Figure 11.21 The one-transistor dynamic RAM cell.



• Figure 11.25 An arrangement for obtaining differential operation from the single-ended DRAM cell. Note the dummy cells at the far right and far left.

• A 2^{M+N} -bit memory chip organized as an array of 2^{M} rows $\times 2^{N}$ columns.





• **Figure 11.23** A differential sense amplifier connected to the bit lines of a particular column. This arrangement can be used directly for SRAMs (which utilize both the *B* and *B* lines). DRAMs can be turned into differential circuits by using the "dummy cell" arrangement shown in Fig. 11.25.



• **Figure 11.24** Waveforms of v_B before and after the activation of the sense amplifier. In a read-1 operation, the sense amplifier causes the initial small increment $\Delta V(1)$ to grow exponentially to V_{DD} . In a read-0 operation, the negative $\Delta V(0)$ grows to 0. Complementary signal waveforms develop on the *B* line.



• Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened. (c) Determining the operating point(s) of the latch.



• **Figure 11.1 (c)** Determining the operating point(s) of the latch.



• Figure 11.29 A simple MOS ROM organized as 8 words × 4 bits.