

The 29th IEEE International Symposium on Field-Programmable Custom Computing Machines

FPGA High-Level Synthesis: Good Practices for Quality and Productivity

Virtual Tutorial

May 9 – 12, 2021 **Duration:** 3 hours **Speakers:** BSc. Andre B. Perina (ICMC-USP) Dr. Leandro de Souza Rosa (EDPR-IIT) Dr. Vanderlei Bonato (ICMC-USP)





Outline

- HLS challenges for FPGAs
- How does HLS work?
- Design Flow
 - \circ $\;$ Typical HLS flow
 - C versus OpenCL HLS
 - \circ $\;$ HW and SW emulations
- Tuning hardware from high-level description: practical activities using Vitis
 - Loops, Data type, and Arithmetic
 - Interfaces and memory organisation

Objectives

- Give a broad view about HLS
- Understand the effects on hardware caused by data type, arithmetic, loops, interfaces and memory organisation inferred from software-like input
- Provide to the designers a set of good practices to improve the final hardware quality while minimising the implementation efforts
- Explore Vitis HLS to tune hardware from high level descriptions (input)

HLS challenges for FPGAs

- FPGAs operate in a considerable low clock rate when compared to GPUs and CPUs from equivalent technologies
- FPGAs provide excellent performance when the spatial computing paradigm is well exploited
- FPGA devices are becoming larger and larger featuring a collection of hardcores and programmable resources System-in-Package (SiP)
 - Intel[®] Agilex[™] (10 nm)
 - Xilinx Versal[™] ACAPs (7nm)
- The HLS challenge is to convert a software-like input into such hardware model

HLS challenges for FPGAs

Sw-like constructions are quite far from hw models

- Loops need to be unrolled and its computation pipelined
- Data types need to be converted to better fit the customized computing and storage units
- Spatial and temporal localities need to be exploited not for the hierarchical cache memory system, but for distributed RAM-Blocks and Registers
- Concurrency control mechanism exists in a much lower granularity
- Hw resources are not as abundant as memory in software systems!

Roughly speaking, an HLS-generated hardware is composed of:

- A data storage system (registers, on-chip RAMs, DDR3...)
- Logic to distribute inputs and collect outputs
- Functional Units (FU) that perform simple operations
- A Finite State Machine (FSM) to control everything



The HLS is responsible for generating an execution timeline that is coordinated by the control FSM:

- Acquire inputs (e.g. loads)
- Activate FUs (e.g. add, mul)
- Collect results (e.g. store)



However, resources are usually constrained! For example, consider:

- Only one load may be issued per clock cycle (same for stores)
- Addition takes 3 cycles to calculate
- Multiply takes 4 cycles to calculate



This scheduling would require 3 FUs:

- 1 FU to execute the multiplication (orange)
- 2 FUs to execute the additions (green, lime and purple)
 - There are three additions, but only two are used in parallel



Bubbles might occur due to constraints

- For example, two stores cannot be allocated to a same clock cycle
 - It is possible to move the operations so that we can solve the bubble?



• Attempt 1: not possible (two stores in a same clock cycle)



Attempt 2: not possible (two loads starting in a same clock cycle)



The HLS compilation process is mainly characterised by two steps:

- Scheduling
 - Find out dependencies between operations in the software code
 - Attempt to find a parallel scheduling that respects the dependencies
 - Common scheduling algorithms: As-Soon-As-Possible/As-Late-As-Possible, System-of-Difference Constraints (SDC)
- Binding
 - Decide the types (and amount) of FUs
 - Assign each scheduled operation to one of the physical resources (FUs, memory ports)





Design flow

Typical HLS flow



IP-level vs. System-level HLS



IP-level HLS | System-level HLS

SW emulation x HW emulation

- Emulation is key to speed-up the development of hardware systems
- SW emulation
 - \circ $\,$ Code compiled to run in a CPU $\,$
 - Fast and can prove functionality
 - \circ $\,$ No HW information is in place
- HW emulation
 - Code compiled to a hardware model, usually RTL
 - Model runs in simulation tools
 - Cycle-accurate precision: can prove logic functionality, give performance and resource estimations
 - Not fast as SW emulation, but not slow as timing simulation

Factors impacting productivity in HLS

- RTL synthesis demands long compilation time
- It is desirable to refine the design as much as possible at HLS (avoiding RTL synthesis)
- Loops, Data type, and Arithmetic along with the compiler directives have significant impact on the hardware (size and performance)
- HLS compilers can also become a development time bottleneck
- To efficiently use an HLS compiler it is necessary to understand it, so you can know which options to use and when to use them

Our tutorial setup

Our setup - Xilinx Vitis

Vitis is Xilinx's umbrella framework that allows different FPGA development flows:

- Traditional RTL design
- HLS targeting IP generation
- HLS targeting system generation

In this tutorial we will use the last approach



https://www.xilinx.com/products/design-tools/vitis.html

- Vitis will generate the whole management system around the HLS-generated kernel
- The OpenCL API is used on the host side to dispatch and manage the FPGA kernels

Our setup - Target platform

We will "target" the Xilinx Zynq UltraScale+ platform (ZCU104). Its core is an MPSoC:

- Processing System (PS): ARM processing units
- Programmable Logic (PL): FPGA component





Our setup - Preparation

Operating System used:

• Ubuntu 20.04 LTS

Tools required:

- Xilinx Vitis 2020.2
- ZCU104 Embedded Base Platform
- ZynqMP Common Image Package

Our setup - Preparation

Xilinx Vitis 2020.2

- Provides the full synthesis framework, from software to FPGA
- We will assume that Vitis is installed at **/opt/xilinx**

ZCU104 Embedded Base Platform

- Base files used by Vitis to generate the wrapper system around the HLS kernel
- Assuming here that these files are located at

/opt/xilinx/platforms/xilinx_zcu104_base_202020_1/

Our setup - Preparation

ZynqMP Common Image Package

- Used by Vitis to generate a bootable Linux image for the platform
- Provides a cross-compilation mechanism to compile the host code for the PS
- Assuming here that the package is located at
 /opt/xilinx/rootfs/xilinx-zynqmp-common-v2020.2/
- and that the cross-compilation environment is located at
 /opt/xilinx/petalinux

Refer to the simplified installation guide for more info!

Hello world!

We will start with a simple "hello world" example that performs a vector add.

Two development approaches:

- Using Vitis GUI (Eclipse-based IDE)
- Using command line

Command line is more suitable for remote programming (e.g. via ssh). We will use that.

• Both command line and GUI development approaches produce the same results and can be (sort of) switched during development!

Hello world!

We will abstract most details from the Vitis programming flow

• Xilinx provides many learning resources for their tools (a good start is https://github.com/Xilinx/Vitis-Tutorials)

We will use a skeleton project that simplifies all tasks using a single Makefile.

Hello world!

First step: clone the git repository:

\$ git clone https://github.com/comododragon/fccm2021-tutorial

Alternatively, you can access the link above

and download the repo as a zip file:



```
Hello world! - Host code
```

}

```
The host code uses the OpenCL API to dispatch the kernel and manage its buffers.
```

cl::Buffer buffer_inl(context, CL_MEM_USE_HOST_PTR | CL_MEM_READ_ONLY, size, in1, &err); cl::Buffer buffer_in2(context, CL_MEM_USE_HOST_PTR | CL_MEM_READ_ONLY, size, in2, &err); cl::Buffer buffer_output(context, CL_MEM_USE_HOST_PTR | CL_MEM_WRITE_ONLY, size, out, &err);

```
krnl_vector_add.setArg(0, buffer_in1);
krnl_vector_add.setArg(1, buffer_in2);
krnl_vector_add.setArg(2, buffer_output);
krnl_vector_add.setArg(3, size);
q.enqueueMigrateMemObjects({buffer_in1, buffer_in2}, 0);
q.enqueueTask(krnl_vector_add);
q.enqueueMigrateMemObjects({buffer_output}, CL_MIGRATE_MEM_OBJECT_HOST);
q.finish();
/* ... */
```

```
More information about the OpenCL specification can be found at opencl.org
```

Hello world! - Kernel code

The kernel code is a simple vector-add loop wrapped on a C function

```
extern "C" {
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE off
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

Hello world! - Initial setup

But first, we must set up our environment as required by Vitis:

\$ source ./setup.sh

This script initialises the shell to the Vitis build environment.

Hello world! - Build and run 101

Now we're aood to ao! To build the skeleton project:

```
$ make build TARGET=<TGT>
```

Where **<TGT>** may be **sw_emu**, **hw_emu** or **hw**:

- **sw_emu**: software emulation
- hw_emu: hardware emulation
- hw: full hardware synthesis

Hello world! - Trying the sw_emu

So, let's build and run the **sw emu**:

- \$ make build TARGET=sw_emu
- \$ make run TARGET=sw_emu

QEMU will boot the SD card image

(project/package.sw_emu/sd_card.img).

Then run the following command to run the host code on the emulated platform:

\$ cd /mnt/sd-mmcblk0p1/init_and_run.sh

Hello world! - Trying the sw_emu

The host software will prepare the buffers, execute the vector add on the PS side

(since it is sw_emu), retrieve the results and validate. The message TEST_PASSED

should print on screen:

```
Found Platform

Platform Name: Xilinx

TNFO: Reading vadd.xclbin

Loading: 'vadd.xclbin'

TNFO: [SW-EM 09-0] Unable to find emconfig.json. Using default

device.

Trving to program device[Al: xilinx_zcu104_base_202020_1

Device[Al: program successful!

TEST PASSED

INFO: host run completed.
```

The emulation can be terminated by pressing CTRL+A and X.

Hello world! - Trying the hw_emu

The following commands are available for **hw_emu** and **hw**:

- Generate the whole system, from HLS to bootable SD image:
 \$ make build TARGET=hw_emu
- Run only the HLS compiler, skip the rest:
 \$ make hls TARGET=hw_emu
- Open the reports generated by the command above:

\$ make report TARGET=hw_emu

Hello world! - Trying the hw_emu

When HLS compilation is performed, we can have a more precise information about the final design:

74	75	76	77
Read 1 cycles	Read 1 cycles	add 1 cycles	Write 1 cycles

Scheduling of one iteration
Hello world! - Post-build analysis

Useful HLS-generated information (also generated for hw projects):

- _x.hw_emu.xilinx_zcu104_base_202020_1/reports/vadd/hls_reports/vadd_csynth.rpt
 - Textual report with latency details and resource estimates
- _x.hw_emu.xilinx_zcu104_base_202020_1/vadd/vadd/vadd/solution/.autopilot/db/va dd.verbose.rpt
 - An even more detailed (and hidden) textual report, including scheduling and binding information
- _x.hw_emu.xilinx_zcu104_base_202020_1/logs/vadd/vadd_vitis_hls.log
 - Log file generated during the HLS compilation. Detected issues are reported (e.g. failure to pipeline)

Hello world! - Post-build analysis

The information on these reports are also available in *_summary files that can be opened using vitis_analyzer (run **vitis_analyzer** <**FILE**> to open the GUI):

- project/_x.hw_emu.xilinx_zcu104_base_202020_1/vadd.xo.compile_summary
 - Contains information related to the HLS scheduling and binding
 - Similar to vadd_csynth.rpt, but structured
- project/build_dir.hw_emu.xilinx_zcu104_base_202020_1/vadd.xclbin.link_summary
 - Contains more information on the system generated around the kernel
- project/vadd.xclbin.package_summary
 - Contains information about the final SD card image generation

Hello world! - Post-build analysis

Projects generated in command line can be opened in the Vitis HLS IDE for a

visual representation of the scheduling.

\$ vitis_hls -p project/_x.hw_emu.xilinx_zcu104_base_202020_1
/vadd/vadd/

then, avigate to **Solution > Open Schedule Viewer**



Hello world! - Generated scheduling

🗊 Synthesis Summary(solution)	🖃 Sche	dule ∨iewer(solution) \propto							- 8
				Focus Off	•			↑ ↓ °	•	¢ 0
Operation\Control Step 	70	71	72	73	74	75	76 İ	77	78	79
add_ln6_1(+) sext_ln6_1(sext) gmem_addr_2(getelerr										
gmem_load_req(readre gmem_load_1_req(rea(gmem_addr_1_read(re:					/					
gmem_addr_2_read(readdr_2_read(readdr_add_ln6_2(+) gmem_addr_write_ln6(
br_ln0(br) empty_18(writeresp) br_ln8(br)										

Hello world! - Generated scheduling



Hello world! - Latency information

The vadd_csynth.rpt shows the latency information. Since the loop is not

statically bounded, Vitis only shows the latency for a single iteration:

		+	++-	+		+		++-	-4
		Pipeline Type	iterval max	In min	absolute) max	Latency (min	cycles) max	· · · · · · · · · · · · · · · · · · ·	-
		none +	? ?	+	?	?	?	? ++-	7
-++	+4	+		-+	+	+	+	+	ł
 t Pipelined	Trip Count	n Interval target	Initiation Achieved	n I a	Iteration Latency	(cycles) max	Latency min	 Loop Name	
? no	?	-	-	-+ 5 -+	? 75	?	?	- L00P_4_1	
T									

Hello world! - Latency information

We can use the LOOP_TRIPCOUNT pragma to suggest a trip count to Vitis

- Will not affect synthesis at all, only provide more latency information
- Pragma must be placed inside the associated loop's scope void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) { for(unsigned int i = 0; i < size; i++) { #pragma HLS LOOP_TRIPCOUNT max=4096 #pragma HLS PIPELINE off out[i] = in1[i] + in2[i]; } }

Pragmas are used to inform the compiler about desired optimisations or to provide more information (e.g. inform false dependencies).

Hello world! - Latency information

More detailed latency information is now available considering a trip count from 0

to 4096:

+	+	+-			+	+		+	
 	Latency min	(cycles) max	Latency (a min	absolute) max	Interva min n	al nax	Pipeline Type	 	
+	2	307270	13.334 ns	2.049 ms	3 30)7271 +	none	+ +	
+		-+	+			+	+	4	+
 L	_oop Name	· Latency min	(cycles) max	Iteration Latency	Initiati achievec	ion In i	nterval target	Trip Count	 Pipelined
- +	L00P_4_1	0	307200	75		- -	-	0 ~ 4096	no

Loops Pipeline

Loops

- Loops generally contain the bulk of the computations.
- Nested loops are common structures.
 - It is natural to optimize loops.
- Some important opt. for loops:
 - Loop pipeline
 - Loop unroll
 - Number of functional units

```
96
       LANES: for (int i = 0: i < PAR FACTOR: i ++ )
97
      {
 98
        INSERTION SORT OUTER: for (int j = 0; j < K CONST; j ++ )
 99
100
          #pragma HLS pipeline
101
          pos = 1000:
102
          INSERTION SORT INNER: for (int r = 0; r < K CONST; r ++ )
103
104
             #pragma HLS unroll
            pos = ((knn set[i*K CONST+j] < min_distance_list[r]) && (pos > K_CONST)) ? r : pos;
105
106
107
108
          INSERT: for (int r = K \text{ CONST}; r > 0; r - -)
109
110
             #pragma HLS unroll
111
             if(r-1 > pos)
113
              min distance list[r-1] = min distance list[r-2];
               label list[r-1] = label list[r-2];
114
115
116
             else if (r-1 == pos)
118
               min distance list[r-1] = knn set[i*K CONST+j];
119
               label list[r-1] = i / (PAR FACTOR / 10);
120
121
122
```

Digit Recognition benchmark from Rosetta [1]

[1] Zhou, Y., Gupta, U., Dai, S., Zhao, R., Srivastava, N., Jin, H., ... & Zhang, Z. (2018, February). Rosetta: A realistic high-level synthesis benchmark suite for software programmable fpgas. In *Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays* (pp. 269-278).

Example: Loop Without Pipeline

```
1 typedef double data_t;
2 #define N 5
```

```
3 void compute(data_t din, data_t coeff, data t *dout);
```

```
#include "compute.h"
 2
 3@ void compute(data t din, data t coeff, data t *dout){
        static data t v[N];
 4
        static int idx=0;
 5
 6
 7
        data t acc = 0;
        v[idx] = din;
 8
 9
10
        loop1: for(int i = 0; i < N; i=i+1){</pre>
11
            acc = acc + v[i] + coeff;
12
13
        idx = (idx+1)%N;
14
15
16
        *dout = acc;
17
        return;
18 }
19
```

Clock Cycle	FU Add - Latency: X cycles
0*X	temp ⁰ = v[i]+coef
1*X	$acc^0 = acc + temp$
2*X	temp ¹ = v[i]+coef
3*X	$acc^1 = acc + temp$
4*X	$temp^2 = v[i]+coef$
5*X	$acc^2 = acc + temp$
6*X	$temp^3 = v[i]+coef$
7*X	$acc^3 = acc + temp$
8*X	$temp^4 = v[i]+coef$
9*X	$acc^4 = acc + temp$

Example: Loop Without Pipeline

```
1 typedef double data_t;
2 #define N 5
3 void compute(data_t din, data_t coeff, data_t *dout);
1 #include "compute.h"
2 3@ void compute(data_t din, data_t coeff, data_t *dout){
4 static data_t v[N];
5 static int idx=0;
6
```

```
data_t acc = 0;
v[idx] = din;
loop1: for(int i = 0; i < N; i=i+1){
    acc = acc + v[i] + coeff;
```

```
idx = (idx+1)%N;
```

```
*dout = acc;
return;
```

7

8

9 10

11

12 13

14

15

16

- Can we do it faster with 2 Addition FUs?
 - **No**.
 - Adding another FU saves the routing and multiplexing resources, but costs resources for another FU.

It is worthy in some cases!





Example: Loop With Pipeline

```
1 typedef double data_t;
```

```
2 #define N 5
```

```
3 void compute(data_t din, data_t coeff, data_t *dout);
```

```
#include "compute.h"
 2
 3@ void compute(data t din, data t coeff, data t *dout){
        static data t v[N];
 4
        static int idx=0;
 5
 6
 7
        data t acc = 0;
        v[idx] = din;
 8
 9
10
        loop1: for(int i = 0; i < N; i=i+1){</pre>
11
            acc = acc + v[i] + coeff;
12
        }
13
        idx = (idx+1)%N;
14
15
16
        *dout = acc;
17
        return;
18 }
19
```

Clock Cycle	FU Add - Latency: X cycles
0*X	temp ⁰ = v[i]+coef
1*X	$acc^0 = acc + temp$
2*X	$temp^1 = v[i]+coef$
3*X	$acc^1 = acc + temp$
4*X	temp ² = v[i]+coef
5*X	$acc^2 = acc + temp$
6*X	temp ³ = v[i]+coef
7*X	$acc^3 = acc + temp$
8*X	temp ⁴ = v[i]+coef
9*X	acc ⁴ = acc + temp

Example: Loop With Pipeline

```
1 typedef double data_t;
2 #define N 5
3 void compute(data_t din, data_t coeff, data_t *dout);
```

```
#include "compute.h"
 2
 3@void compute(data t din, data t coeff, data t *dout){
        static data t v[N];
 4
        static int idx=0;
 5
 6
 7
        data t acc = 0;
 8
        v[idx] = din;
 9
10
        loop1: for(int i = 0; i < N; i=i+1){</pre>
11
            acc = acc + v[i] + coeff;
12
        }
13
        idx = (idx+1)%N:
14
15
        *dout = acc;
16
17
        return;
18 }
19
```

- Nothing changes with 1 FU.
- Can we do it faster with 2 Addition FUs?

```
• Yes.
```

Clock Cycle	FU Add 0	FU Add 1
0*X	temp ⁰ = v[i]+coef	
1*X	temp ¹ = v[i]+coef	$acc^0 = acc + temp$
2*X	temp ² = v[i]+coef	$acc^1 = acc + temp$
3*X	temp ³ = v[i]+coef	$acc^2 = acc + temp$
4*X	temp ⁴ = v[i]+coef	$acc^3 = acc + temp$
5*X		$acc^4 = acc + temp$

Example: Loop With Pipeline

- Loop pipeline allows to explore instruction level parallelism between loop iterations.
- That is, it starts computing the next loop iteration before the previous ends.
- The speed-up depends on the number of FUs.

- Nothing changes with 1 FU.
- Can we do it faster with 2 Addition FUs?

• Yes.

Clock Cycle	FU Add 0	FU Add 1
0*X	temp ⁰ = v[i]+coef	
1*X	temp ¹ = v[i]+coef	$acc^0 = acc + temp$
2*X	temp ² = v[i]+coef	$acc^1 = acc + temp$
3*X	temp ³ = v[i]+coef	$acc^2 = acc + temp$
4*X	temp ⁴ = v[i]+coef	$acc^3 = acc + temp$
5*X		$acc^4 = acc + temp$

Example Results

```
typedef double data t;
                                                                                                                       No pipeline
   #define N 5
 2
   void compute(data t din, data t coeff, data t *dout);
                                                                  - Loop
                                                                             Latency
                                                                                                    Initiation Interval
    #include "compute.h"
                                                                   Loop Name min maxIteration Latency achieved target Trip Count Pipelined
 2
                                                                   -loop1
                                                                              55 55
                                                                                                  11
                                                                                                                           5
                                                                                                                                  no
 3@void compute(data t din, data t coeff, data t *dout){
        static data t v[N];
 4
        static int idx=0;
 5
 6
                                                                                                                    Pipeline 1FU
 7
        data t acc = 0:
 8
        v[idx] = din;
                                                                 - Loop
 9
                                                                                                   Initiation Interval
                                                                            Latency
10
        loop1: for(int i = 0; i < N; i=i+1){</pre>
                                                                 Loop Name min max Iteration Latency achieved target Trip Count Pipelined
11
             acc = acc + v[i] + coeff;
                                                                 -loop1
                                                                             41 41
                                                                                                 10
                                                                                                           8
                                                                                                                           5
                                                                                                                                 ves
12
        }
13
        idx = (idx+1)%N;
14
15
                                                                                                                   Pipeline 2FUs
16
        *dout = acc;
                                                                  - Loop
17
        return;
                                                                                                    Initiation Interval
18 }
                                                                             Latency
                                                                   Loop Name min maxIteration Latency achieved target Trip Count Pipelined
19
                                                                   -loop1
                                                                              31 31
                                                                                                   8
                                                                                                           6
                                                                                                                           5
                                                                                                                                 ves
```

52

Understanding the Results

- Trip Count:
 - How many iterations the loop has.
- Iteration Latency (IL):
 - How many clock cycles for completing 1 iteration of the loop.
- Initial Interval (II):
 - How many clock cycles between starting two loop iterations.
- "Latency":
 - The total number of clock cycles for completing all computations in the loop
 - "Latency" = IL + II * (trip count -1)
- A loop without pipeline:
 - \circ II = IL

```
#include "compute.h"
 2
 3@void compute(data t din, data t coeff, data t *dout){
        static data t v[N];
        static int idx=0;
        data t acc = 0:
        v[idx] = din;
 8
 9
10
        loop1: for(int i = 0; i < N; i=i+1){</pre>
11
             acc = acc + v[i] + coeff;
12
        }
13
14
        idx = (idx+1)%N;
15
16
        *dout = acc;
17
        return;
18
19
- Loop
           Latency
                                Initiation Interval
Loop Name min maxIteration Latency achieved target Trip Count Pipelined
-loop1
            31 31
                                                             ves
```

- There are several code structures that make more difficult pipeline loops:
 - **Loop carried dependencies:** can constraint the minimal II, limiting the amount of parallelism even if FUs are available:
 - These dependencies are created when iterations use results produced in previous iterations.
 - Similar example with an intra-loop dependency added, using 2 FUs.

```
loop1: for(int i = 1; i < N; i=i+1){
    acc = acc + v[i-1] + coeff;
    v[i] = acc;
}</pre>
```

- Loop

	Lat	ency		Initiation I	nterval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
-loop1	32	32	8	8	1	4	yes

- There are several code structures that make more difficult pipeline loops:
 - Loop carried dependencies.
 - **Dependencies between specific elements of arrays:** are hard to identify. More modern compilers give the designer the chance to remove such dependencies manually:

```
#pragma HLS PIPELINE II=1
#pragma HLS dependence variable=buff_A inter false
#pragma HLS dependence variable=buff_B inter false
if (col < cols) {
buff_A[2][col] = buff_A[1][col]; // read from buff_A[1][col]
buff_A[1][col] = buff_A[0][col]; // write to buff_A[1][col]</pre>
```

- There are several code structures that make more difficult pipeline loops:
 - Loop carried dependencies.
 - Dependencies between specific elements of arrays.
 - Identifying and solving such dependencies is a current topic of research:
 - Liu, J., Wickerson, J., Bayliss, S., & Constantinides, G. A. (2017). Polyhedral-based dynamic loop pipelining for high-level synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(9), 1802-1815.
 - Zuo, W., Li, P., Chen, D., Pouchet, L. N., Zhong, S., & Cong, J. (2013, September). Improving polyhedral code generation for high-level synthesis. In 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS) (pp. 1-10). IEEE.

- There are several code structures that make more difficult pipeline loops:
 - Loop carried dependencies.
 - Dependencies between specific elements of arrays.
 - Dynamic code:
 - Unknowns during compilation time lead the compiler to be more conservative.
 - Without knowing the offset, the compiler cannot infer the pipeline

```
void compute(int offset, data t din, data t coeff, data t *dout){
void compute(int offset, data t din, data t coeff, data t *dout){
    static data t v[N]:
                                                                                           static data t v[N];
    static int idx=0:
                                                                                           static int idx=0;
    data t acc = 0:
                                                                                           data t acc = 0:
    v[idx] = din:
                                                                                           v[idx] = din;
    loop1: for(int i = 0; i < N; i=i+1){
                                                                                           loop1: for(int i = 0; i < N; i=i+1){</pre>
                                                                                               acc = acc + v[i-offset] + coeff;
        acc = acc + v[i] + coeff;
        v[i] = acc;
                                                                                               v[i] = acc:
    }
- Loop
                                                                                        - Loop
           Latency
                                  Initiation Interval
                                                                                                   Latency
                                                                                                                          Initiation Interval
Loop Name min max Iteration Latency achieved target Trip Count Pipelined
                                                                                        Loop Name min max Iteration Latency achieved target Trip Count Pipelined
- loop1
            31 31
                                 8
                                                                                        -loop1
                                          6
                                                                                                    40 40
                                                                                                                         8
                                                                                                                                                  5
                                                                  ves
                                                                                                                                                         ves
```

- There are several code structures that make more difficult pipeline loops:
 - Loop carried dependencies.
 - Dependencies between specific elements of arrays.
 - Non-static code:
 - Number of FUs bottlenecks:
 - Be sure to increase the number of FUs for all operations in the code, to avoid the creation of bottlenecks.
 - Memory can also be a resource bottleneck.

```
loop1: for(int i = 0; i < N; i=i+1){
    acc1 = acc1 + v[i] + coeff;
    acc2 = acc2 - v[i] - coeff;
}</pre>
```



Loop Unroll

Loop Unroll

Loop unrolling copies the instructions of the loop body, reducing the iterations accordingly.

Doing so, more opportunities for parallelism might be exposed.

The number of FUs must be adjusted.



Defining Pragmas Values

Design Space Exploration

- How to define the values for the pragma which gives us hardware with the best area-speed trade-offs?
 - Loop pipeline II
 - Loop unroll factor
 - Memory partition factor
 - Number of FUs
- We call this design space exploration (DSE), which has been a research topic for years.

Design Space Exploration

- How to define the values for the directives which gives us hardwares with the best area-speed trade-offs?
- DSE approaches synthesise or estimate the hardware usage and speed (metrics), and use a variety of models to try to predict the best combinations or reduce the number of synthesis. Some works on the topic:
 - Schafer, B. C., & Wang, Z. (2019). High-Level Synthesis Design Space Exploration: Past, Present, and Future.
 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 39(10), 2628-2639.
 - Ferretti, L., Ansaloni, G., & Pozzi, L. (2018, October). Lattice-traversing design space exploration for high level synthesis. In 2018 IEEE 36th International Conference on Computer Design (ICCD) (pp. 210-217). IEEE.
- HLS tools are always trying to develop their own DSE, using the knowledge they have on their own hardware/tools.

Practical examples - Loop Optimisations

What about this pragma?

```
extern "C" {
  void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
    for(unsigned int i = 0; i < size; i++) {
    #pragma HLS LOOP_TRIPCOUNT max=4096
    #pragma HLS PIPELINE off
        out[i] = in1[i] + in2[i];
    }
}</pre>
```

Usually Vitis will automatically apply pipeline to loops.

We used "#pragma HLS PIPELINE off" to deactivate the automatic pipeline

If we remove the pragma, the loop will be automatically pipelined.

During **hw_emu** or **hw** build, the following message is printed:

INFO: [v++ 200-1470] Pipelining result: Target II=1, Final II=2, Depth=75

This indicates that the loop was pipelined with an initiation interval of 2:



Initiation interval of 1 is not possible, since this would require two reads to happen simultaneously:



Initiation interval of 1 is not possible, since this would require two reads to happen simultaneously:

Such scheduling is not possible, since the input arrays are in a single-ported offchip memory interface!

Vitis informs us about the problem during HLS: WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.

The result of automatic pipeline is similar to providing the PIPELINE pragma as follows:

```
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE II=1  ##pragma HLS LOOP_TRIPCOUNT max=4096
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

The compiler will attempt to minimise the initiation interval towards the defined II, however there is no guarantee of success.

The vadd_csynth.rpt now reports a latency including pipeline:

+			+	** *	-++					
Latency min	(cycles) max	Latency min	(absolute) max	Interval min max	Pipeline Type					
2	8334 +	13.334 ns	55.563 us +	3 833 ++	5 none -++					
+ Loop Name	Latency e min	y (cycles) max	++ Iteration Latency	Initiation achieved	Interval target	Trip Count	Pipelined			
- L00P_4_1		0 8264 -+	75	2	1	0 ~ 4096	yes			
Without pip	/ithout pipeline: 307270 cycles									
With pipelin	าе: 8334 су	cles								

Pipeline - Loop-carried dependencies

However, sometimes the code itself imposes restrictions to pipeline:

```
#define DISTANCE 4
extern "C" {
void example(unsigned int *in, unsigned int *out, int size) {
    for(unsigned int i = DISTANCE; i < size; i++) {</pre>
#pragma HLS PIPELINE II=1
#pragma HLS LOOP TRIPCOUNT max=4092
        out[i] = in[i] + out[i - DISTANCE];
    }
}
}
                      The calculation of out[i] depends on out[i - 4]!
```

Pipeline - Loop-carried dependencies

The read of **out[i]** at iteration **i** + **4** cannot be scheduled before the **out[i]** is calculated at iteration **i**. This imposes a restriction on the initiation interval.



72
The read of **out[i]** at iteration **i** + **4** cannot be scheduled before the **out[i]** is calculated at iteration **i**. This imposes a restriction on the initiation interval.



The read of **out[i]** at iteration **i** + **4** cannot be scheduled before the **out[i]** is calculated at iteration **i**. This imposes a restriction on the initiation interval.



74

The read of **out[i]** at iteration **i** + **4** cannot be scheduled before the **out[i]** is calculated at iteration **i**. This imposes a restriction on the initiation interval.



The read of **out[i]** at iteration **i** + **4** cannot be scheduled before the **out[i]** is calculated at iteration **i**. This imposes a restriction on the initiation interval.



Indeed, Vitis prints several warnings of failed pipelining attempts and keeps increasing the II:

WARNING: [HLS 200-880] The II Violation in module 'example'
(loop'LOOP_6_1'): Unable to enforce a carried dependency constraint (II =
1,distance = 4, offset = 1) between bus response on port 'gmem'
(example.cpp:9) and bus request on port 'gmem' (example.cpp:9).

The n essage above repeats for II = 2, 3, 4, 19, 27, 31, 33 and 34. The final II reach d is 35:

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 35, Depth = 142, loop 'LOOP_6_1'

There is no golden recipe for solving recurrence constraints. It could be a combination of:

- Use of on-chip buffers to reduce access to global memory
- Implicitly indicating false dependencies for the HLS compiler
- Code rewrite

Another example of recurrence constraint, a simple histogram calculator:

```
extern "C" {
void hist(unsigned char *image, unsigned int *histogram, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE II=1
   #pragma HLS LOOP_TRIPCOUNT max=1024
        histogram[image[i]] += 1;
   }
}</pre>
```

Another example of recurrence constraint, a simple histogram calculator:

```
extern "C" {
void hist(unsigned char *image, unsigned int *histogram, int size) {
    for(unsigned int i = 0; i < size; i++) {</pre>
#pragma HLS PIPELINE II=1
#pragma HLS LOOP TRIPCOUNT max=1024
        histogram[image[i]] += 1;
}
           The histogram[image[i+1]] read at iteration i + 1 cannot be placed before
}
           the write at iteration i on histogram[image[i]].
           There is no way of assuming that the indexes will be different
           (i.e. image[i + 1] != image[i])
```

One solution: create a "cache" for histogram elements

• Keep the histogram count of a single pixel intensity on a register



Il dropped to 2!

• Main reason is the use of local memory

II = 1 is apparently not possible, since the store at iteration **i+1** must be placed after the load at iteration **i** on the **else** block.

However, the **else** block guarantees that prevElem != currElem!

- Meaning that the read and write to/from the histogram can happen at the same time, since they will never point to the same place (efficiency)
- Read and write are independent memory ports

Vitis did not detect such false dependency. We can manually inform it to the

compiler using a pragma:

```
#pragma HLS DEPENDENCE variable=lHist intra RAW false
    for(unsigned int i = 0; i < size; i++) {</pre>
#pragma HLS PIPELINE II=1
#pragma HLS LOOP_TRIPCOUNT max=1024
        unsigned char currElem = image[i];
        if(currElem == prevElem) {
            histCache++:
        }
        else {
            lHist[prevElem] = histCache;
            histCache = lHist[currElem] + 1;
            prevElem = currElem;
        }
    }
```

#pragma HLS DEPENDENCE variable=lHist intra RAW false

- **v_riable:** defines which variable the dependency information is about
- **intra/inter:** defines if the dependency information is within a loop iteration or between one or more iterations
- RAW/WAR/WAW: type of dependence, Read-After-Write, Write-After-Read or Write-After-Write
- true/false: informs if the dependency is true or false

With this information, Vitis allocates the store and load operations to happen at the same clock cycle for different iterations (i.e. II = 1), since they will never point to the same place:

Please note that marking a true dependency as false may generate incorrect results!



For more information:

https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#mxr1539734225660

Pipeline - Final Remarks

Pipeline pragmas affect the loop body that they are inserted into.

- All sub-loops are fully unrolled
- If any sub-loop has a variable loop bound, pipeline is not possible

The pragma can also be inserted on the body of a function.

- In this case the function will execute multiple calls overlapped
 - If the function is not called as frequent as its initiation interval, stalls will happen!

Vitis has additional directives that can be used to modify the generated pipeline and mitigate issues such as stalling (e.g. pipeline rewind, pipeline flush). See https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_tec hniques.html#kcq1539734224846 for more information.

Consider our vadd example with no pipeline, now with unroll enabled:

The circuit is capable of solving 4 iterations at once (slight reduction in latency)

	Baseline	Pipeline	Unroll		
Latency	307270	8334	304421		
LUTs	2186	1862	4291		
FFs	1361	1391	2356		
DSPs	0	0	0		
BRAMs	2	2	2		

What happens if the loop bound is not a multiple of the factor?

- Without any condition check, The generated circuit performs out-of-bounds calculations!
- With static loop bounds, Vitis analyses and inserts break conditions where needed
- When the loop bound is variable, a check must be performed after every replicated segment:
 for(unsigned int i = 0; i < size; i += 4) {
 out[i] = inl[i] + in2[i];

Parallelism exploration is severely impacted due to the irregular execution flow.

```
r(unsigned int i = 0; i < size; i += 4) {
  out[i] = in1[i] + in2[i];
  if((i + 1) >= size) break;
  out[i + 1] = in1[i + 1] + in2[i + 1];
  if((i + 2) >= size) break;
  out[i + 2] = in1[i + 2] + in2[i + 2];
  if((i + 3) >= size) break;
  out[i + 3] = in1[i + 3] + in2[i + 3];
```

The exit conditions can be removed to reduce the amount of operations and also to open more exploration possibilities with the use of **skip_exit_check**.

 In this case, the user must ensure that the runtime loop trip count is always a multiple of the factor.

```
extern "C" {
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE off
   #pragma HLS UNROLL factor=4 skip_exit_check 
   #pragma HLS LOOP_TRIPCOUNT max=4096
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

In this case the resulting schedule is significantly simplified:



Vitis detected that the 4 reads of each operand and the four writes could be packed to single 128-bit off-chip requests.

The latency also has a significant decrease:

	Baseline	Pipeline	Unroll	Unroll (noexit)	
Latency	307270	8334	304421	146433	
LUTs	2186	1862	4291	2554	
FFs	1361	1391	2356	1674	
DSPs	0	0	0	0	
BRAMs	2	2	2	8	

The latency also has a significant decrease:

	Baseline	Pipeline	Unroll	Unroll (noexit)	
Latency	307270	8334	304421	146433	
LUTs	2186	1862	4291	2554	
FFs	1361	1391	2356	1674	
	0	0	0	0	

The main reasons are:

- Packed off-chip transactions automatically detected by Vitis
- Less loop condition test logic (trip count reduced from 4096 to 1024)

Let's try a larger unroll factor and see how HLS reacts:

```
extern "C" {
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE off
   #pragma HLS UNROLL factor=128 kip_exit_check
   #pragma HLS LOOP_TRIPCOUNT max=4096
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

Vitis packs more loads and stores into the off-chip memory's bandwidth (512 bits):

73	74	75	76	77	78	79	80	81	82	83
Read	Read	Read	Read	Read	Read	Read	Read	add	Write	
1 cycles	les 1 cycles 1	cycles 1 cycles 1 cycles 1 cycles	add	add	add	add	1 cycles	;		
					add	add	add	add		
					add	add	add	add		:
					add	add	add	add		
				i i	add	add	add	add		÷
					add	add	add	add		
					add	add	add	add		i
					add	add	add	add		
					add	add	add	add		÷
					add	add	add	add		
					add	add	add	add		1
					add	add	add	add		
					add	add	add	add		i.
					add	add	add	add		
					add	add	add	add		
				-	add	add	add	Write		1
					1 cycles	Write	Write	1 cycles		
						1 cycles	1 cycles			

HLS takes longer as well. There is performance improvement:

	Baseline	Pipeline	Unroll	Unroll (noexit)	Unroll (large)	
Latency	307270	8334	304421	146433	9505	
LUTs	2186	1862	4291	2554	9329	
FFs	1361	1391	2356	1674	11854	
DSPs	0	0	0	0	0	
BRAMs	2	2	2	8	30	

Loop unrolling and pipeline - Best of both worlds

By enabling pipeline, the partially-unrolled loop body will overlap multiple loop iterations. An initiation interval of 2 is reached:

```
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2,
Depth = 143, loop 'VITIS_LOOP_4_1'
```

```
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE
   #pragma HLS UNROLL factor=4 skip_exit_check
   #pragma HLS LOOP_TRIPCOUNT max=4096
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

Loop unrolling and pipeline - Best of both worlds



Loop optimisations - Summary

Wrapping up the loop explorations on **vadd**:

	Baseline	Pipeline	Unroll	Unroll (noexit)	Unroll (large)	Pipe + unroll
Latency	307270	8334	304421	146433	9505	2190
LUTs	2186	1862	4291	2554	9329	1920
FFs	1361	1391	2356	1674	11854	1767
DSPs	0	0	0	0	0	0
BRAMs	2	2	2	8	30	8

Resource usage are estimates from Vitis.

Loop optimisations - Summary

Pipeline is a very efficient loop optimisation:

- When II is low, good performance is expected
- Does not necessarily incur in resource increase
- Code rewrite might be necessary to reduce the II
- Conservative dependency decisions taken by HLS can kill the design!

In general, unroll should not be used alone:

- Very useful to trigger the load/store data packing from the HLS
- Pipeline can further optimise by overlapping the design
- Resource usage is roughly proportional to unroll factor
- Large factors can incur in great resource usage
- And performance improvement is not guaranteed

Memory Organisation

Memories and More Memories

- Many memories and levels in a system with FPGAs
 - On-chip
 - Off-chip
- If the FPGA has an on-chip processor
 - Shared memory
 - Processor cached memory
- If the board has an off-chip processor
 - Share off-chip memory (Processor or shared with the FPGA chip)
- If the FPGA board in on a host pc
 - Shared memory
 - Host memory
 - Other devices memories

Memories and More Memories

- Transferring data can easily become a bottleneck. Too easily.
- The architecture and available tools depend on the FPGA chip, Board, Vendor, HLS type, Host, ...
- The Memories and data management is usually done by the designer.



Example from: "High Level Design Languages for Intel FPGAs", CNRS DAQ Seminar–Fréjus, November 2018, by francisco.perez@intel.com

On-Chip Memories

- On HLS, they are used to implement local arrays and buffers.
 - Larger memories are created by combining small BRAMS.
 - Each memory has a limited amount of ports.
 - Partitioning memories increase the overall throughput (requires more control hardware and code).



Intel Cyclone V Example. Image from:

https://www.intel.it/content/www/it/it/products/details/fpga/cyclone/v/features.html

Using on-chip memory as buffer

Back to our first recurrence example, an II of 35 was reached due to the recurrence between **out[i - DISTANCE]** and **out[i]**.

```
#define DISTANCE 4
extern "C" {
  void example(unsigned int *in, unsigned int *out, int size) {
    for(unsigned int i = DISTANCE; i < size; i++) {
    #pragma HLS PIPELINE II=1
    #pragma HLS LOOP_TRIPCOUNT max=4092
        out[i] = in[i] + out[i - DISTANCE];
    }
}</pre>
```

Using on-chip memory as buffer

We can use a shift register to eliminate the out[i - DISTANCE] read

- Shift registers acts as FIFOs with the addition of being random-access
- In our case, we will make the shift register store the N = DISTANCE most recent values calculated of **out**

Vitis infers a shift register when a pattern similar to the following Is detected:

```
int sh[N];
```

}

```
/* Computation loop */
for(...) {
    for(int i = 0; i < N - 1; i++)
        sh[i] = sh[i + 1];
        sh[N - 1] = /* new value to the register goes here */;</pre>
```

/* a random access to the register happens here */

Using on-chip memory as buffer

}

In our code:

```
#define DISTANCE 4
extern "C" {
void example(unsigned int *in, unsigned int *out, int size) {
    static unsigned int shiftReg[DISTANCE];
    for(unsigned int i = DISTANCE; i < size; i++) {</pre>
#pragma HLS PIPELINE II=1
#pragma HLS LOOP_TRIPCOUNT max=4092
        int tmp = in[i] + shiftReg[0];
        out[i] = tmp;
        // These statements below are converted to a shift register
        for(int j = 0; j < DISTANCE - 1; j++)</pre>
            shiftReg[j] = shiftReg[j+1];
        shiftReg[DISTANCE - 1] = _tmp;
    }
}
```
In our code:

```
#define DISTANCE 4
extern "C" {
void example(unsigned int *in, unsigned int *out, int size) {
    static unsigned int shiftReg[DISTANCE];
    for(unsigned int i = DISTANCE; i < size; i++) {</pre>
#pragma HLS PIPELINE II=1
                                              The out[i - DISTANCE] read
#pragma HLS LOOP TRIPCOUNT max=4092
        int tmp = in[i] + shiftReg[0] .
                                              was replaced by the
        out[i] = tmp;
                                              shiftReg[0] on-chip read
        // These statements below are converted to a shift register
        for(int j = 0; j < DISTANCE - 1; j++)
            shiftReg[j] = shiftReg[j+1];
        shiftReg[DISTANCE - 1] = tmp;
    }
}
}
```













Now consider a very simple stencil computation

• out[i] is calculated by summing the inputs in1 in the range i to i + STENCIL_SIZE - 1

```
void stencil(int *in1, int *out) {
    for(unsigned int i = 0; i < DATA_SIZE; i++) {
        int acc = 0;
        for(unsigned int j = 0; j < STENCIL_SIZE; j++)
            acc += in1[i + j];
        out[i] = acc;
    }
}
in1 is read 16 times here!
(STENCIL_SIZE = 16)</pre>
```

The pipeline generated has an II of STENCIL_SIZE = 16, constrained by the 16 reads performed at every top-loop iteration.

• In general stencils can be buffered in a sliding window fashion. We can use a similar approach as the last example and generate a shift register with 16 elements

```
for(unsigned int i = 0; i < DATA_SIZE; i++) {
    for(unsigned int j = 0; j < (STENCIL_SIZE - 1); j++)
        buffer[j] = buffer[j + 1];
    buffer[STENCIL_SIZE - 1] = in1[i + STENCIL_SIZE - 1];
    int acc = 0;
    for(unsigned int j = 0; j < STENCIL_SIZE; j++)
        acc += buffer[j];
    out[i] = acc;
}</pre>
```

The II went from 16 to 145! Vitis reports several warnings about failed attempts to pipeline with lower II:

WARNING: [HLS 200-880] The II Violation in module 'stencil' (loop 'LOOP_12_2'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between 'store' operation (stencil.cpp:22) of variable 'trunc_ln22_1', stencil.cpp:22 on array 'buffer', stencil.cpp:7 and 'load' operation (stencil.cpp:16) on array 'buffer', stencil.cpp:7.

Right ofter, another useful warning is reported:

WARNING: [HLS 200-885] Unable to schedule 'load' operation (stencil.cpp:16) on array 'buffer', stencil.cpp:7 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer'.

Vitis did not actually infer a shift register here. Instead, it inferred a dual-ported onchip memory for **buffer**. An II of 1 is not possible, since the shift procedure requires several loads and writes per loop iteration.

As warned by Vitis, partitioning the array **buffer** can increase parallelism and thus potentially reduce II.

Since buffer is small in size, we can perform a complete partitioning, where all elements are mapped to separate registers

• Every element can be accessed and written at the same clock cycle



We use **#pragma HLS ARRAY_PARTITION** to indicate that **buffer** should be completely partitioned into separate registers:

int buffer[STENCIL_SIZE];
#pragma HLS ARRAY_PARTITION variable=buffer complete

With the freedom to read and write to any element in **buffer** at every clock cycle, Vitis is finally able to schedule a pipeline with II of 1:

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop VITIS_LOOP_13_2'

Comparing the three approaches:

The buffered + partitioned solution is faster AND also consumes less resources.

Our manual code modifications and pragmas applied prepared a "terrain" where the HLS compiler could easily schedule the loop and generate a module with efficient routing.

Important to note that in our case the array is small, being suitable for complete partitioning!

	Baseline	Buffered	Buffered + Partitioned
Latency	16526	15708	1254
LUTs	39766	3099	2394
FFs	12890	1694	2799
DSPs	0	0	0
BRAMs	30	2	2

Resource usage are estimates from Vitis.

- Data representation on hardware
 - Everything is an array of bits:
 - short short Int a = 5
 - short int b = 7
 - float c = 3.5
 - char d = 'a'

C)	0		0		0		0		1	C)	1		
C)	0		1		1		0		0	0)	1		
		0		1		1		1		0		<u> </u>	0		
				-		-		-		U		,	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

- Data representation on hardware
 - Everything is an array of bits:
 short short Int a = 5

Data type is the meaning we give to the data.

C)	0		0		0		0		1	0)	1		
C)	0		1		1		0		0	0)	1		
C)	0		1		1		1		0	()	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Data representation is how the data stored in an array of bits is interpreted.

- Data types:
 - Commonly found in high-level code, help the compiler (and the user) to understand how to treat the data.
- For Example:
 - int, float, double, char, etc.
- Data representation:
 - It is how the data is represented in a binary format.
 - Usually only fixed or floating point.

- Data representation on hardware
 - Everything is an array of bits:



Data representation is how the data is stored in an array of bits.

Fixed vs Floating Point Representations

- Both are used to represent Real values:
- Floating Point:
 - \circ Consider the number in scientific notation: $\pm X.10^{\pm y}$
 - Defined as the format "float M.E"
 - float8.4 a = -3.5



M bits for the mantissa

E bits for the exponent

- Fixed Point:
 - A straightforward representation
 - Defined as the format "fixed P.Q"
 - fixed5.3 a = -3.5



P bits for integer part Q bits for fractional part

- Data representation on hardware
 - Everything is an array of bits:
 - short short Int a = 5
 - short int b = 7

float c = 3.5
 char d = 'a'

However, we can use different representations for the same data type. For example, here we have the value "3.5" represented as a "4.4 fixed point".

Data representation is how the data is stored in an array of bits.

0 0

0 0 0 0 0

0 0

0 0 1 1 1

Fixed vs Floating Point Representations

• Both are used to represent Real values:

	Fixed-Point	Floating Point
Pros	Arithmetic is the same as for int types. It uses less hardware, and it usually takes less clock cycles.	The precision adapts with the magnitude of the number, making it less prone to precision errors. Can represent larger number.
Cons	The precision is fixed and needs to be tuned for the algorithms, which is not a trivial task.	It costs a considerable amount of hardware resources and clock cycles.





Conversion from Floating to Fixed Point

- The goal is to estimate how many bits a fixed-point representation need for not compromising the precision.
- If the minimum and maximum values for all inputs are known, and the code is completely static, the number of bits can be calculated and propagated through the code variables

variables	Min value	Max value	q	р
а	-1.5	3.75	3	2
b	0	5	3	0
C = a+b			max(qa, qb)+1	max(pa, pb)+1
$D = a^*b$			qa+qb	pa+pb
for i=1:100 E *= a			a lot	a lot

Conversion from Floating to Fixed Point

- The goal is to estimate how many bits a fixed-point representation need for not compromising the precision.
- If the minimum and maximum values for all inputs are known, and the code is completely static, the number of bits can be calculated and propagated through the code variables.
 - Loops may make the propagation impractical, since the number of required bits increase too much.

Conversion from Floating to Fixed Point

- The goal is to estimate how many bits a fixed-point representation need for not compromising the precision.
- More general approaches are a topic of research.
 - Saldanha, L., & Lysecky, R. (2009). Float-to-fixed and fixed-to-float hardware converters for rapid hardware/software partitioning of floating point software applications to static and dynamic fixed point coprocessors. *Design Automation for Embedded Systems*, *13*(3), 139-157.
 - Aamodt, T. M., & Chow, P. (2008). Compile-time and instruction-set methods for improving floating-to fixed-point conversion accuracy. *ACM Transactions on Embedded Computing Systems* (*TECS*), 7(3), 1-27.
 - Hopkins, M., Mikaitis, M., Lester, D. R., & Furber, S. (2020). Stochastic rounding and reducedprecision fixed-point arithmetic for solving neural ordinary differential equations. Philosophical Transactions of the Royal Society A, 378(2166), 20190052.

DSPs for Floating Point processing

DSPs are another way to save hardware resources for floating point arithmetic. They are hard builded on modern FPGAs!

```
#include "compute.h"
                                                              #include "compute.h"
 2
                                                            2
 3 void compute(data t din, data t *dout){
                                                            3 void compute(data t din, data t *dout){
       static data t acc=0;
 4
                                                                   static data t acc=0;
 5
                                                            5
 6
       data t e;
                                                                   data t e;
                                                            6
 7
       #pragma HLS RESOURCE variable=e core=FRSqrt nodsp
                                                                   #pragma HLS RESOURCE variable=e core=FRSqrt fulldsp
 8
       e = sqrt(din);
                                                                   e = sqrt(din):
                                                            8
 9
       #pragma HLS RESOURCE variable=acc core=FAddSub nodsp
10
                                                                   #pragma HLS RESOURCE variable=acc core=FAddSub fulldsp
                                                           10
11
       acc = acc + e;
                                                                   acc = acc + e;
                                          Resource Usage 11
12
       *dout = acc:
                                                                                                            Resource Usage
                                                           12
                                                                   *dout = acc;
13
       return:
                                                 Verilog
                                                                                                                  Veriloa
                                                           13
                                                                   return:
14 }
                                          SLICE
                                                           14 }
                                                       0
                                                                                                            SLICE
                                                                                                                        0
                                          LUT
                                                    761
                                                                                                            LUT
                                                                                                                     640
                                          FF
                                                    485
                                                                                                            FF
                                                                                                                     548
                                          DSP
                                                                                                            DSP
                                          BRAM
                                                       0
                                                                                                            BRAM
                                                      11
                                          SRL
                                                                                                                       11
                                                                                                            SRL
```

Creating Customised Floating Point FUs

- FloPoCo allows the creation of customised floating point units which are more efficient then combining basic floating points operations.
 - \circ E.g. $\sqrt{x^2+y^2}$
- It helps to satisfy the design constraints using floating point, but requires some extra effort on designing.
- http://flopoco.gforge.inria.fr/



De Dinechin, F., Pasca, B., & Normale, E. (2011). Custom arithmetic datapath design for FPGAs using the FloPoCo core generator. *Design & Test of Computers, IEEE, 28*(4), 18-27.

Back to our simple pipelined vadd with II = 2. Could we go II = 1?

Let's suppose that our input values do not exceed 16 bits.

• We could pack the operands **in1[i]** and **in2[i]** in a single **int** element of 32 bits and only perform one memory read per iteration.

```
extern "C" {
void vadd(unsigned int *in1, unsigned int *in2, unsigned int *out, int size) {
   for(unsigned int i = 0; i < size; i++) {
   #pragma HLS PIPELINE II=1
   #pragma HLS LOOP_TRIPCOUNT max=4096
        out[i] = in1[i] + in2[i];
   }
}</pre>
```

Due to the flexible nature of FPGAs, HLS allows us to specify variable types with arbitrary precision.

- Generated hardware becomes more compact, since all related computations are designed to work with that specific bit-width
- Suitable for highly-quantised machine learning applications

Vitis provides two C++ templates -- **ap_int<N>** and **ap_fixed<N>** -- to support integer and fixed-point arbitrary precision types.

```
#include "ap int.h"
struct two_apint16_t {
    ap int<16> inl;
    ap int<16> in2;
};
extern "C" {
void vadd(two_apint16_t *in1, ap_int<16> *out, int size) {
    for(unsigned int i = 0; i < size; i++) {</pre>
#pragma HLS LOOP_TRIPCOUNT max=4096
        two apint16 t tmp = in1[i];
        out[i] = tmp.inl + tmp.in2;
    }
}
}
```

```
#include "ap int.h"
struct two_apint16_t {
    ap int<16> inl;
    ap int<16> in2;
};
extern "C" {
void vadd(two_apint16_t *in1, ap_int<16> *out, int size) {
    for(unsigned int i = 0; i < size; i++) {</pre>
#pragma HLS LOOP_TRIPCOUNT max=4096
        two apint16 t tmp = (in1[i]
                                               Only one load and one store
                                               per loop iteration!
        out[1]
                  tmp.inl + tmp.in2;
    }
}
}
```

```
#include "ap int.h"
struct two_apint16_t {
    ap int<16> inl;
    ap int<16> in2;
};
extern "C" {
void vadd(two_apint16_t *in1, ap_int<16> *out, int size) {
    for(unsigned int i = 0; i < size; i++) {</pre>
#pragma HLS LOOP TRIPCOUNT max=4096
        two apint16 t tmp = in1[i];
        out[i] = tmp.inl + tmp.in2;
    }
}
                              The add FU is adjusted to work on 16-bit instead of 32
}
                              (could be other "unorthodox" values as well)
```

Compared to our other **vadd** results:

Il of 1 is reached!

Good performance, low resource usage

We could reduce the latency even more by unrolling the loop

	Baseline	Pipeline	Unroll (large)	Pipe + unroll	Pipe + 16-bit
Latency	307270	8334	9505	2190	4238
LUTs	2186	1862	9329	1920	1789
FFs	1361	1391	11854	1767	1174
DSPs	0	0	0	0	0
BRAMs	2	2	30	8	2

Resource usage are estimates from Vitis.

Dataflow optimisation

Types of Parallelism

- Parallelism can be explored in many level, specially when considering not only the FPGA chip:
 - Instruction/Data Parallelism.
 - Processing instructions concurrently because they are not dependent.
 - Loop pipeline is an way to explore instruction level parallelism.
 - This type of parallelism is within a module/kernel.
 - Task Parallelism
 - Separate modules executing in parallel. Can be multiple instances of the same module.
 - Pipeline Parallelism
 - Separate modules with dependencies running in a pipeline manner.

Task Parallelism

- Dataflow processing is similar to "pipelining instructions in a loop". Here, the operands can be:
 - \circ Functions
 - Loops (HLS documentation might be deceiving)



		mm	
	←	8 cycles	3 cycles
mage from:	func_A	func_B func_C	func_A func_A func_B func_B
nttps://xilinx.github.io/Vitis- Tutorials/2020-1/docs/convolution-	<	8 cycles	5 cycles
utorial/dataflow.html	(A) Wit	hout Dataflow Pipelining	(B) With Dataflow Pipelining
Vitis also provides a dataflow feature, where the control system of a group of subroutines is removed and the computation flow is totally data driven

• Inputs and outputs of the subroutines are connected using FIFOs or similar structures. Consider the following code:

performAdd, performSub and performDiv are non-inlined subroutines

```
void dflow(int *in1, int *in2, int *out) {
    int tmp1[DATA_SIZE];
    int tmp2[DATA_SIZE];
    performAdd(in1, in2, tmp1);
    performSub(tmp1, tmp2);
    performDiv(tmp2, out);
}
```

Without dataflow, the subroutines are serially executed



For a successful dataflow scheduling, Vitis recommends to write the dataflow regions in a "canonical" form, for example:

- For dataflow within loops, the index variable should increase monotonically
- Feedback from one subroutine to a previous one should be avoided
- Conditional subroutine execution can also affect performance

In our case, code rewrite was required so that each subroutine communicated using a stream interface instead of temporary buffers like **tmp1** and **tmp2**.

 Vitis provides an hls::stream<> C++ construct that works similarly to usual C++ streams (e.g. std::cout)

See https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#bmx1539734225930 for more details

for(unsigned int i = 0; i < DATA_SIZE; i++) {
 outl << inl[i];
 out2 << in2[i];</pre>

for(unsigned int i = 0; i < DATA_SIZE; i++)
 out << in3.read() + in4.read();</pre>

for(unsigned int i = 0; i < DATA_SIZE; i++)
 out << in5.read() - 0xcafe;</pre>

for(unsigned int i = 0; i < DATA_SIZE; i++)
 out << in6.read() / 552;</pre>

for(unsigned int i = 0; i < DATA_SIZE; i++)
in7 >> out[i]:

void dflow(int *in1, int *in2, int *out) { #pragma HLS DATAFLOW hls::stream<int> tmpl("tmpl stream"); hls::stream<int> tmp2("tmp2_stream"); hls::stream<int> tmp3("tmp3 stream"); hls::stream<int> tmp4("tmp4 stream"); hls::stream<int> tmp5("tmp5 stream"); readData(in1, in2, tmp1, tmp2); performAdd(tmp1, tmp2, tmp3); performSub(tmp3, tmp4); performDiv(tmp4, tmp5); writeData(tmp5, out);

++ Latency (cycles)	Latency (absolute)		Pipel: Type	+ ine e			
8339 55.596 us dataflow ++							
Instance		Module		Latency (cycles)	Latency (absolute)		Pipeline Type
readData3_U0 writeData_U0 performDiv_U0 performAdd_U0 performSub_U0		readData3 writeData performDiv performAdd performSub		8266 4167 4100 4098 4098	55.109 27.781 27.335 27.321 27.321 27.321	us us us us	none none none none none



Final remarks

Final Remarks

- There is no golden rule that apply for every input code
- Optimisation usually consists of:
 - Reducing or eliminating recurrence constraints in loops
 - Uncoupling pipelined loops from uncoalesced off-chip load/stores (use onchip buffers instead)
 - Coalesced off-chip load/stores are still acceptable due to burst
 - Applying pipeline directive to loops
 - Applying unroll directives to increase the parallelism inside pipeline iterations
 - Apply array partitioning to increase on-chip port availability
 - A highly efficient unrolled+pipelined compute datapath usually requires a parallel access to arrays
 - Apply dataflow optimisation for subroutines that can overlap
 - Use arbitrary-precision data types to reduce memory bandwidth and reduce the computation resource footprint

Thank you for your attention!