


**ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING**

**RIT's Sub-CMOS Process
($L_{eff} < 1.0 \mu\text{m}$)**


**Dr. Lynn Fuller
Suraj Bhaskaran and Ivan Puchades**

Microelectronic Engineering
Rochester Institute of Technology
82 Lomb Memorial Drive
Rochester, NY 14623-5604
Tel (585) 475-2035
Fax (585) 475-5041
LFFEEE@rit.edu
<http://www.microe.rit.edu>






OUTLINE


Introduction
Process Comparison
 p-well CMOS
 Sub μ CMOS
 Advanced CMOS
Sub μ CMOS Process Details



INTRODUCTION


RIT has been CMOS processes since 1995. Today we run Sub μ and Advanced CMOS for MicroE students to learn about new process technologies. We run SMFL CMOS to fabricate circuits for students in EE Analog IC design courses.

RIT p-well CMOS (1995)	$\lambda = 4 \mu\text{m}$	$L_{\text{min}} = 8 \mu\text{m}$ 
RIT Sub μ CMOS (2000)	$\lambda = 0.5 \mu\text{m}$	$L_{\text{min}} = 1.0 \mu\text{m}$ 
RIT Advanced CMOS (2003)	$\lambda = 0.25 \mu\text{m}$	$L_{\text{min}} = 0.5 \mu\text{m}$
SMFL CMOS (2004)	$\lambda = 1.0 \mu\text{m}$	$L_{\text{min}} = 2.0 \mu\text{m}$ 



MAJOR CONSIDERATIONS

Substrate Doping
Well Formation and Channel Stop
Isolation Technology
Gate Oxide Thickness
Gate Doping
Threshold Voltages
Side Wall Spacers and Low Doped Drain
Drain/Source Junction Depth
Well Contacts
Silicides
Metal Technology



PROCESS COMPARISON 

Built in Voltage: $\Psi_o = 0.55 + KT/q \ln (N/ni)$


Width of Space Charge Layer, $W_{sc} = [(2\epsilon/q) (\Psi_o + V_R) (1/N)]^{1/2}$

W on lightly doped side:
Maximum Electric Field: $E_o = - [(2q/\epsilon) (\Psi_o + V_R) (N)]^{1/2}$

Example:


 $Y_o = 0.55 + 0.026 \ln (3E16/1.45E10) = 0.928$


$W_{sc} = [(2(11.7)(8.85E-14)/1.6E-19) (0.928) (1/3E16)]^{1/2}$
 $= 0.20 \mu m$




RIT P-WELL CMOS

RIT p-well CMOS



100 mm wafers ☐
Nsub = 1E15 cm-3
Npwell= 1E16 cm-3
Dose = 1.2E12 cm-2
Xjwell= 4.5μm
LOCOS
Field Ox = 11,000 Å ☐
Xox = 500 Å ☐
Lmin= 8 μm



Long Channel Behavior



RIT P-WELL CMOS



GCA 6700 g-LINE STEPPER

g-Line Stepper ☐

$\lambda = 436 \text{ nm}$

$\text{NA} = 0.28$

$\sigma = 0.6$


Resolution

$0.6 \lambda / \text{NA} = \sim 1 \mu\text{m}$

20 x 20 mm Field Size

Depth of Focus

$= k_2 \lambda / (\text{NA})^2 = 3 \mu\text{m}$ ☐



RIT SUB μ CMOS

RIT Sub μ CMOS

150 mm wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$

$N_{n-well} = 3E16 \text{ cm}^{-3}$

$X_j = 2.5 \mu\text{m}$

$N_{p-well} = 1E16 \text{ cm}^{-3}$

$X_j = 3.0 \mu\text{m}$


LOCOS

Field $O_x = 6000 \text{ \AA}$


$X_{ox} = 150 \text{ \AA}$

$L_{min} = 1.0 \mu\text{m}$

LDD/Side Wall Spacers




Long Channel Behavior




RIT SUB μ CMOS

NMOSFET


PMOSFET



N-type Substrate 10 ohm-cm



CANON FPA-2000 i1 STEPPER




i-Line Stepper $\lambda = 365 \text{ nm}$


$\text{NA} = 0.52, \sigma = 0.6$

Resolution = $0.7 \lambda / \text{NA} = \sim 0.5 \mu\text{m}$

20 x 20 mm Field Size

Depth of Focus = $k_2 \lambda / (\text{NA})^2$
 $= 0.8 \mu\text{m}$ 

Rochester Institute of Technology
Microelectronic Engineering



RIT ADVANCED CMOS

RIT Advanced CMOS

150 mm Wafers

$N_{sub} = 1E15 \text{ cm}^{-3}$

$N_{n\text{-well}} = 2.5E16 \text{ cm}^{-3}$

$X_j = 2 \mu\text{m}$ 

$N_{p\text{-well}} = 2.5E16 \text{ cm}^{-3}$

$X_j = 2.5 \mu\text{m}$

Shallow Trench Isolation

Field Ox = 6000 Å

Dual Doped Gate n+ and p+


$X_{ox} = 100 \text{ Å}$ 

$L_{min} = 0.5 \mu\text{m}$


LDD/Side Wall Spacers

Ti Silicide



Tungsten Plugs, CMP, Al Damascene



Long
Channel
Behavior



RIT ADVANCED CMOS



ASML 5500/90 STEPPER

KrF Excimer Laser Stepper


$\lambda = 248 \text{ nm}$

$NA = 0.52, \sigma = 0.6$

Resolution = $0.7 \lambda / NA = \sim 0.3 \mu\text{m}$



20 x 20 mm Field Size

Depth of Focus = $k_2 \lambda / (NA)^2$
 $\sim 0.64 \mu\text{m}$



***MULTI-LAYER ALUMINUM, W PLUGS, CMP,
DAMASCENE OF LOCAL W INTERCONNECT***

Multi-layer aluminum interconnect with tungsten plugs, CMP, and damascene of local tungsten interconnect.




RIT SUB μ CMOS PROCESS


150 mm Wafers

LOCOS


n+ Poly Gates

LDD

11 Photo Layers (includes 1st Metal) 




SUB MICRON CMOS TEST STRUCTURES




CMOS TEST CHIP FOR MANUFACTURING LABS

Layout of CMOS test chip for microelectronic engineering manufacturing courses. This chip has transistors down to $0.5\ \mu\text{m}$ gate length, a variety of test structures, digital and analog circuit building blocks including A-to-D and D-to-A converters, operational amplifiers, transconductance amplifiers, and filters of various types.









Dr. Lynn Fuller, Lisa Bonanno 2003






RIT SUB-CMOS PROCESS



N-type Substrate 10 ohm-cm




11 PHOTO LEVELS




SUB-CMOS 150 PROCESS

SUB-CMOS Versions 150

- | | | | |
|-----------------------|-------------------------------|--------------------------------|--|
| 1. ID01 | 21. ET07 | 41. ET08 | 61. CV03 – LTO |
| 2. DE01 | 22. PH03 – 3 - p-well stop | 42. ET07 | 62. PH03 – 10 CC |
| 3. CL01 | 23. IM01- stop | 43. PH03 – 6 - n-LDD | 63. ET10 |
| 4. OX05--- pad oxide | 24. ET07 | 44. IM01 | 64. ET07 |
| 5. CV02- 1500 Å | 25. CL01 | 45. ET07 | 65. CL01 |
| 6. PH03 –1- n well | 26. OX04 - field | 46. PH03 – 7 - p-LDD | 66. ME01 |
| 7. ET29 | 27. ET19 | 47. IM01 | 67. PH03 -11- metal |
| 8. IM01 – n-well | 28. ET06 | 48. ET07 | 68. ET05 |
| 9. ET07 | 29. OX04 - Kooi | 49. CL01 | 69. ET07 |
| 10. CL01 | 30. PH03 – 4 - PMOS Vt Adjust | 50. CV03 | 70. SI01 |
| 11. OX04 – well oxide | 31. IM01 - Vt | 51. OX08 -- LTO Densify Anneal | 71. TE01 |
| 12. ET19 | 32. ET07 | 52. ET10 | 72. TE02  |
| 13. IM01 – p-well | 33. ET06 | 53. PH03 – 8 - N+D/S | 73. TE03 |
| 14. OX06 – well drive | 34. CL01 | 54. IM01 – N+D/S | 74. TE04 |
| 15. ET06 | 35. OX06 - gate | 55. ET07 | |
| 16. CL01 | 36. CV01 | 56. PH03 – 9 P+ D/S | |
| 17. OX05 – pad oxide | 37. DI04 - dope poly Si | 57. IM01 – P+ D/S | |
| 18. CV02 - 3500 Å | 38. ET06 | 58. ET07 | |
| 19. PH03 – 2 - Active | 39. DE01 | 59. CL01 | |
| 20. ET29 | 40. PH03 – 5 – poly | 60. OX08 – DS Anneal | |


3-20-03



STARTING WAFER



N-type or P-type Substrate 10 ohm-cm



SCRIBE WAFERS WITH LOT AND WAFER NUMBER

Lot Numbers are: XYMMDD

Where X is



- R for Research
- L for Laboratory
- F for Student Factory
- S for Scrap or Shipped

YY is year

MM is month

DD is day


The wafer number is D1, D2, D3, etc.
for device wafers or C1, C2, C3, etc.
for control wafers, X1, X2 for extra
wafers to replace broken D wafers



MEASURE WAFER RESISTIVITY




CDE Resistivity Mapper




$Rho = R_{hos} \times t$

Tool gives Rho or Rhos depending on recipe used, automatically adjusts correction factors for wafer thickness

Record:
 Average Resistivity on D1 only
 Rho(ave) = ohm-cm




Rochester Institute of Technology
 Microelectronic Engineering




TENCORE SURF SCAN

Gives total surface particle count and count in 4 bins <0.5 , 0.5 to 2.0 , 2.0 - 10 , >10 . Bin boundary can be selected. **Edge exclusion eliminated count from near the edge of the wafer.**




EXAMPLE SURFACE PARTICLE COUNT DATA




Before Cleaning (75 mm)

Size Range (μm)	Count
0.2 - 0.5	104
0.5 - 2.0	562
2.0 - 10	19
>10	2



After Cleaning (75 mm)

Size Range (μm)	Count
0.2 - 0.5	10
0.5 - 2.0	4
2.0 - 10	3
>10	0



RCA CLEAN

APM

NH₄OH - 1part
H₂O₂ - 3parts
H₂O - 15parts
70 °C, 15 min.

DI water
rinse, 5 min.

H₂O - 50
HF - 1
60 sec.

HPM

HCL - 1part
H₂O₂ - 3parts
H₂O - 15parts
70 °C, 15 min.

DI water
rinse, 5 min.

DI water
rinse, 5 min.

SPIN/RINSE
DRY

What does RCA
stand for?


ANSWER

PLAY

Explain the Process

RCA CLEAN TOOLS


Megasonics Wet Bench
Spin/Rinse/Dry Tool (SRD)





PAD OXIDE GROWTH





Pad Oxide, 500A
Bruce Furnace 04 Recipe 250

Substrate 10 ohm-cm




BRUCE FURNACE RECIPE 250 500Å DRY OXIDE

Recipe #250 




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.



MEASURE OXIDE THICKNESS




Record:



Color = TAN 

Color Chart Thickness = 500 Å

Nanospec Thickness = Å



FACTORY THICKNESS MEASUREMENT LOCATIONS



DEPOSIT SILICON NITRIDE

Nitride Target 1500A
LPCVD, 810C, Rate~43Å/min



Recipe FACTORY NITRIDE 810

Temp = 810°C


Pressure = 400 mTorr

DCS Flow = 60 sccm

Ammonia Flow = 150 sccm




Substrate 10 ohm-cm




Rochester Institute of Technology
Microelectronic Engineering

LEVEL 1 PHOTO - N-WELL



Substrate 10 ohm-cm




SSI COAT AND DEVELOP TRACK FOR 6" WAFERS




Use Recipe: Coat.rcp and Develop.rcp

Rochester Institute of Technology
Microelectronic Engineering



CANON FPA-2000 i1 STEPPER



i-Line Stepper $\lambda = 365 \text{ nm}$


$\text{NA} = 0.52, \sigma = 0.6$

Resolution = $0.7 \lambda / \text{NA} = \sim 0.5 \mu\text{m}$


20 x 20 mm Field Size

Depth of Focus = $k_2 \lambda / (\text{NA})^2$
 $= 0.8 \mu\text{m}$


Rochester Institute of Technology
Microelectronic Engineering




PLASMA ETCH NITRIDE





Nitride Etch: SF_6 plasma
LAM 490 Etcher, Etch Rate $\sim 1000 \text{ \AA}/\text{min}$



PLASMA ETCH TOOL



Lam 490 Etch Tool
Plasma Etch Nitride ($\sim 1500 \text{ \AA}/\text{min}$)
SF6 flow = 200 sccm
Pressure = 260 mTorr 
Power = 125 watts
Time = thickness/rate

Use end point detection capability
This system has filters at 520 nm 
and 470 nm. In any case the color
of the plasma goes from pink/blue
to white/blue once the nitride is
removed.



LAM 490 END POINT


EPD Total Film Etch (1483A Nitride, 460A Pad oxide)



LAM 490 END POINT


- Process: Step 1 – 260mTorr; 125W,
200sccm SF6,
Max Time = 2 min, Time Only**
- Process: Step 2 – 260mTorr; 125W,
200sccm SF6,
Max Time = 2min 20sec, **Endpoint** & Time**
- Process: Step 3 – 260mTorr; 125W,
200sccm SF6,
Overetch – 40%**

**Endpoint Parameters – Sampling A (ch12 @ 520nm)
Active during step 02
Delay 50sec before normalizing
Normalize for 10sec
Trigger at 85%**




Sub-CMOS Process

N-WELL IMPLANT



Substrate 10 ohm-cm






IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					

IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="40"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		


Thickness to Mask >1E15/cm3 Surface Concentration Angstroms




VARIAN 350 D ION IMPLANTER (4" AND 6" WAFERS)



*Rochester Institute of Technology
Microelectronic Engineering*




**PHOTORESIST ASH, RCA CLEAN AND, N-WELL
MASKING OXIDE GROWTH**



Oxide, 5000Å


Bruce Furnace01 Recipe 350

Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 350


Recipe #350



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.



Wet Oxide Growth, Target 5000 Å

Rochester Institute of Technology
Microelectronic Engineering



Sub-CMOS Process

SPC CHARTS



MEGASONIC RCA CLEAN, SRD & ASHER




RCA Clean Bench

*Rochester Institute of Technology
Microelectronic Engineering*




Branson Asher




WET ETCH NITRIDE

Hot Phosphoric Acid
Wet Nitride Etch.
Etch Rate $\sim 50 \text{ \AA}/\text{min}$
Etch 45 min.




Substrate 10 ohm-cm




HOT PHOSPHORIC ACID ETCH BENCH

- Include D1-D3
- Warm up Hot Phos pot to 175°
- Use Teflon boat to place wafers in acid bath
 - 3500Å +/-500 → 90 minutes
 - 1500Å +/- 500 → 45 minutes
 - Etch rate of ~50 Å/min
- Rinse for 5 minutes in Cascade Rinse
- SRD wafers




Sub-CMOS Process

IMPLANT P-WELL



2e13, 50keV, B₁₁

Substrate 10 ohm-cm



Rochester Institute of Technology
Microelectronic Engineering


IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					



IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="40"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		


Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



***B₁₁ IMPLANT FOR BORON THRESHOLD ADJUSTS,
STOP, P-WELL***




ION IMPLANT RANGE CHART




Rochester Institute of Technology
Microelectronic Engineering

WELL DRIVE

1100 C, 8 Hours, N₂




Substrate 10 ohm-cm




Sub-CMOS Process

ETCH ALL OXIDE 



Substrate 10 ohm-cm




Rochester Institute of Technology
Microelectronic Engineering

BRUCE FURNACE RECIPE 10 SUB-CMOS WELL DRIVE

Verified:12-8-04

Recipe #10


1100°C



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.


Sub-CMOS Well Drive, No Oxide Growth, Tube 1

Rochester Institute of Technology
Microelectronic Engineering




GROW PAD OXIDE

Pad Oxide, 500A
Bruce Furnace 01 Recipe 250




Substrate 10 ohm-cm




BRUCE FURNACE RECIPE 250 500Å DRY OXIDE

Recipe #250




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.



DEPOSIT NITRIDE

Nitride, 3500Å
LPCVD, 810C, 55min



Substrate 10 ohm-cm








PHOTO 2 ACTIVE




Substrate 10 ohm-cm




ALIGNMENT VERNIERS CRITICAL DIMENSION (CD) STRUCTURES



PLAY



ETCH NITRIDE



Substrate 10 ohm-cm

Nitride Etch: 200 sec, SF₆ plasma








PHOTO 3 CHANNEL STOP



N-type Substrate 10 ohm-cm



CHANNEL STOP IMPLANT




IMPLANT MASKING THICKNESS CALCULATOR


Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					

IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes


DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="40"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		




Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



GROW FIELD OXIDE




N-type Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 406 – WET OXIDE 6,500Å


Recipe #406




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Wet Oxide Growth, Target 6,500 Å


Rochester Institute of Technology
Microelectronic Engineering



ETCH NITRIDE AND PAD OXIDE




N-type Substrate 10 ohm-cm




HOT PHOSPHORIC ACID ETCH BENCH

- Include D1-D3
- Warm up Hot Phos pot to 175°
- Use Teflon boat to place wafers in acid bath
 - 3500Å +/-500 → 90 minutes
 - 1500Å +/- 500 → 45 minutes
 - Etch rate of ~50 Å/min
- Rinse for 5 minutes in Cascade Rinse
- SRD wafers




GROW SACRIFICIAL OXIDE (KOOI OXIDE)

1000 Å Oxide, 900A, Wet O₂
Bruce Furnace01 Recipe 311:




N-type Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 311 – WET OXIDE 1,000Å


Recipe #311




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Wet Oxide Growth, Target 1000 Å, Kooi

Rochester Institute of Technology
Microelectronic Engineering



BLANKET PMOS & NMOS VI ADJUST IMPLANT



N-type Substrate 10 ohm-cm

Note: This implant may be omitted








PHOTO 4 PMOS VT




N-type Substrate 10 ohm-cm




PMOS VT IMPLANT



ASH RESIST, ETCH KOOL OXIDE, RCA CLEAN




N-type Substrate 10 ohm-cm




GROW GATE OXIDE

Oxide, 150A, Dry O₂

Bruce Furnace04 Recipe 215




N-type Substrate 10 ohm-cm



BRUCE FURNACE RECIPE 215 – 150Å DRY OXIDE

Verified:2-24-04


Recipe #215



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.

Dry Oxide Growth, Target 150 Å



Rochester Institute of Technology
Microelectronic Engineering



LOCATION FOR MEASUREMENT OF GATE OXIDE



Measure gate oxide thickness (~150Å) in any white active area



MEASURE C1 AND C2 ON SCA-2500

Login: FACTORY

Password: OPER

<F1> Operate

<F1> Test **Center the wafer on the stage**

Select (use arrow keys on the numeric pad (far right on the keyboard)

space bar, page up, etc)

PROGRAM = FAC-P or FAC-N

LOT ID = HAWAII

WAFER NO. = C1

TOX = 250 (from nanospec)

<F12> start test and wait for measurement



<Print Screen> print results

<F8> exit and log off

**<ESC> can be used anytime, but wait for
current test to be completed**




SCA MEASUREMENT OF GATE OXIDE




Sub-CMOS Process

LPCVD POLY

Polysilicon, 6000Å
LPCVD, 610C, 78min





N-type Substrate 10 ohm-cm




LOCATION FOR POLY THICKNESS MEASUREMENT

Measure poly thickness within any active area using thin film stack #4 on nanospec at 40X magnification



POLYSILICON DOPING




Emulsitone N-250

3000rpm, 30sec

Bake, 200C, 15min

Use Bruce Furnace03


Recipe 120



BRUCE FURNACE RECIPE 120- N+ POLY DOPE

Verified:2-24-04


Recipe #120



At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.


N+ Poly Doping, Thin Poly, < 1 μm, No Oxide Growth

Rochester Institute of Technology
Microelectronic Engineering




ETCH SPIN ON GLASS


4 min BHF dip 
5 min Rinse
Spin/Rinse/Dry



N-type Substrate 10 ohm-cm



MEASURE POLY SHEET RESISTANCE



CDE Resistivity Mapper









PHOTO 5 POLY GATE



N-type Substrate 10 ohm-cm



POLY ETCH




POLY ETCH WITH END POINT


Process: Step 1 – 325mTorr; 0 watts
Gap = 1.5 cm
140sccm SF6, 15 sccm O2
Max Time = 2 min.
Time Only

Process: Step 2 – 325mTorr; 100 watts,
Gap = 1.5 cm
140sccm SF6, 15 sccm O2
Max Time = 1 min. 15 sec
Time or Endpoint
Endpoint and Time
Sampling A (ch12 @ 520nm)
Active during step 02
Delay 15sec before normalizing ☺
Normalize for 10sec ☺
Trigger at 90% ☺

Process: Step 3 – 325mTorr; 140W,
Gap = 1.5 cm
140sccm SF6, 15 sccm O2
Overetch – 10% ☺



STRIP RESIST



Include D1-D3
Strip Photresist in Branson Asher






PHOTO 6 LDD N-TYPE IMPLANT




N-type Substrate 10 ohm-cm




Sub-CMOS Process

IMPLANT LDD

P31, Dose = $2.5E13$, 60 KeV




N-type Substrate 10 ohm-cm



Rochester Institute of Technology
Microelectronic Engineering

STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher






PHOTO 7 LDD P-TYPE IMPLANT




N-type Substrate 10 ohm-cm




Sub-CMOS Process

IMPLANT LDD

B11, Dose = $4E13$, E = 50 KeV




N-type Substrate 10 ohm-cm




Rochester Institute of Technology
Microelectronic Engineering

STRIP RESIST




Include D1-D3
Strip Photoresist in Branson Asher





Sub-CMOS Process

LPCVD OXIDE

Target 4000 Å



ASM 6" LPCVD Tool



Rochester Institute of Technology
Microelectronic Engineering

PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A)

Step 1

Setup Time = 15 sec

Pressure = 9 Torr

Susceptor Temperature = 390 C

Susceptor Spacing = 220 mils

RF Power = 0 watts

TEOS Flow = 400 scc

O2 Flow = 285 scc

Step 2 – Deposition

Dep Time = 55 sec (5000 Å)

Pressure = 9 Torr

Susceptor Temperature = 390 C

Susceptor Spacing = 220 mils

RF Power = 205 watts

TEOS Flow = 400 scc

O2 Flow = 285 scc

Step 3 – Clean

Time = 10 sec

Pressure = Fully Open


Susceptor Temperature = 390 C

Susceptor Spacing = 999 mils

RF Power = 50 watts


TEOS Flow = 0 scc

O2 Flow = 285 scc




ETCH OXIDE TO FORM SIDE WALL SPACERS

TEOS etch rate $\sim 353 \text{ \AA}/\text{min}$
Total time 10 to 13 min




N-type Substrate 10 ohm-cm

Drytek Quad
Recipe FACSPCR
65 sccm Ar
65 sccm CHF₃
5 sccm O₂
Power = 200 watts
Pressure = 70 mTorr
Etch Rate = 33 nm/min



SIDE WALL SPACER ETCH IN DRYTEK QUAD



Drytek Quad
Recipe FACSPCR
65 sccm Ar
65 sccm CHF₃ 
5 sccm O₂
Power = 200 watts
Pressure = 70 mTorr
Etch Rate = 33 nm/min






PHOTO 8 N+ D/S




N-type Substrate 10 ohm-cm




IMPLANT N+ D/S

P31, Dose = $2 \text{ E}15$, $E = 60 \text{ KeV}$



N-type Substrate 10 ohm-cm




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="40"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		

Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST



Include D1-D3
Strip Photoresist in Branson Asher






PHOTO 9 P+ D/S




N-type Substrate 10 ohm-cm




IMPLANT P+ D/S

B11, Dose = 2×10^{15} , E = 50 KeV



N-type Substrate 10 ohm-cm




IMPLANT MASKING THICKNESS CALCULATOR

Rochester Institute of Technology				Lance Barron	
Microelectronic Engineering				Dr. Lynn Fuller	
11/20/04					


IMPLANT MASK CALCULATOR Enter 1 - Yes 0 - No in white boxes

DOPANT SPECIES		MASK TYPE		ENERGY	
B11	<input type="text" value="1"/>	Resist	<input type="text" value="0"/>	<input type="text" value="40"/>	KeV
BF2	<input type="text" value="0"/>	Poly	<input type="text" value="1"/>		
P31	<input type="text" value="0"/>	Oxide	<input type="text" value="0"/>		
		Nitride	<input type="text" value="0"/>		


Thickness to Mask >1E15/cm3 Surface Concentration Angstroms



STRIP RESIST, RCA CLEAN




Include D1-D3
Strip Photresist in Branson Asher




RCA CLEAN AND DEPOSIT LPCVD OXIDE

Target 4000 Å



N-type Substrate 10 ohm-cm



PECVD OXIDE FROM TEOS

TEOS Program: (Chamber A)

Step 1

Setup Time = 15 sec

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 0 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 2 – Deposition

Dep Time = 55 sec (5000 Å)

Pressure = 9 Torr

Susceptor Temperature= 390 C

Susceptor Spacing= 220 mils

RF Power = 205 watts

TEOS Flow = 400 scc

O₂ Flow = 285 scc

Step 3 – Clean

Time = 10 sec

Pressure = Fully Open

Susceptor Temperature= 390 C

Susceptor Spacing= 999 mils

RF Power = 50 watts

TEOS Flow = 0 scc

O₂ Flow = 285 scc







PHOTO 10 CONTACT CUTS



N-type Substrate 10 ohm-cm




ETCH CONTACT CUTS



N-type Substrate 10 ohm-cm


Wet Etch in BHF, 3 min,
SRD



CONTACT CUT ETCH USING RIE

Drytek Quad
Recipe FACCC
65 sccm Ar
65 sccm CHF3
5 sccm O2
Power = 200 watts
Pressure = 70 mTorr
Etch Rate = 33 nm/min


Problem is no endpoint detection available in this tool.




Rochester Institute of Technology
Microelectronic Engineering

STRIP RESIST, RCA CLEAN

Clean includes 50:1 HF Dip twice once after each bath to remove chemically grown oxide



Include D1-D3
Strip Photresist in Branson Asher




MAKING SMALL ($2\mu\text{m} \times 2\mu\text{m}$) CONTACT CUT BY WET ETCH

Contact Cut Lithography is difficult because of the complicated film stack. The contacts are through 4000Å TEOS oxide on thermal oxide on poly on gate oxide. The poly has a silicide layer in the Advanced CMOS process. The poly thickness might be 4000Å or 6000Å. The TEOS may be annealed. Other contacts are to drain and source through 4000Å TEOS on thermally grown oxide of $\sim 500\text{Å}$ (from poly reox step) plus gate oxide. The gate oxides are 330Å, 150Å, or 100Å depending on the exact process.


Contact cut etch is also difficult. Plasma etch is difficult because of the different oxide layers and thickness and the poor selectivity between etching oxide and the underlying poly or drain/source silicon. Wet etch has problems with blocking. That is where the BOE can not get into the small contact cut openings. Blocking depends on surface tension as measured by the wetting angle which depends on the type of photoresist used.

MAKING SMALL ($2\mu\text{m} \times 2\mu\text{m}$) CONTACT CUT BY WET ETCH



To ensure that the photoresist is cleared in the bottom of all the contact cuts the exposure dose is increased to 285 mJ/cm^2 and track develop time is increased to 3 min. This makes the $2\mu\text{m} \times 2\mu\text{m}$ contacts a little larger $\sim 2.2\mu\text{m}$ by $\sim 2.2\mu\text{m}$ but they are clear regardless of the underlying film stack.




Contact Cut After Photo





MAKING SMALL ($2\mu\text{m} \times 2\mu\text{m}$) CONTACT CUT BY WET ETCH



Wet etch has problems with blocking. That is where the BOE can not get into the small contact cut openings. Blocking depends on surface wetting angle. If blocking occurs some contact cuts will etch and clear while others will not etch as illustrated in the pictures above.



MAKING SMALL ($2\mu\text{m} \times 2\mu\text{m}$) CONTACT CUT BY WET ETCH



To overcome the blocking problem we raised the boat completely out of the BOE every 15 seconds throughout the entire etch. To be sure to clear all the contacts the etch time was extended to 5 minutes (approximately twice the expected etch time based on etch rates and approximate film thicknesses) This approach gave excellent results for all the various film stacks as shown in the pictures above.

Microelectronic Engineering

RCA CLEAN

PLAY

APM

NH₄OH - 1part
H₂O₂ - 3parts
H₂O - 15parts
70 °C, 15 min.

DI water
rinse, 5 min.

H₂O - 50
HF - 1
60 sec.

HPM

HCL - 1part
H₂O₂ - 3parts
H₂O - 15parts
70 °C, 15 min.

DI water
rinse, 5 min.


DI water
rinse, 5 min.

H₂O - 50
HF - 1
60 sec.

DI water
rinse, 5 min.

SPIN/RINSE
DRY

DEPOSIT METAL



CVC 601 Sputter Tool

Rochester Institute of Technology
Microelectronic Engineering






PHOTO 11 METAL



§ **Coat (Recipe: COATMTL.RCP)**

- § 400RPM for 2 seconds
- § 2000RPM for 30 seconds
- § Thickness of 13127Å


§ **Exposure**

- § Energy: 140mJ/cm²
- § Focus: 0.24μm

§ **Develop (Recipe: DEVMTL.RCP)**


- § Dispense 7 seconds
- § Wait 68 seconds
- § Hard Bake 2 min.

ALUMINUM ETCH




LAM 4600 Aluminum Etch Tool

Step	1	2	3	4	5
Pressure (mtorr)	300	300	300	300	0
RF Top (W)	0	0	0	0	0
RF Bottom (W)	0	250	125	125	0
Gap (cm)	3	3	3	3	5.3
N2	25	25	40	50	50
BCl3	100	100	50	50	0
Cl2	10	10	60	45	0
Ar	0	0	0	0	0
CFORM	15	15	15	15	15
Complete time (s)	Stabl 15	Time 8	endpoint 120	Oetch 25%	time 15




ALUMINUM ETCH, ASH RESIST, SINTER



N-type Substrate 10 ohm-cm

Bruce Furnace 02

Recipe 101: 450C, H₂N₂, 30min




BRUCE FURNACE RECIPE 101 SINTER

Verified:2-24-04

SINTER Recipe #101


	Warm	Push	Stabilize	Soak	Anneal	Pull	
			450°C				
	25 °C					25 °C	
Interval 0	1	2	3	4	5	6	
Any`	90	12	15	30	5	15	min
0 lmp	10	10	10	5	10	5	lpm
None	N2	N2/H2	N2/H2	N2/H2	N2	N2	

At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.




SINTER

Before Sinter




Native Oxide


After Sinter






Reduce Contact Resistance



Reduce Surface States




TAKE SEM PICTURES OF RING OSCILLATOR




SUB μ CMOS

NMOSFET

PMOSFET




N-type Substrate 10 ohm-cm



MESA WIPTRACKING SYSTEM

The process is long and complicated and will take many months to complete each lot. A computerized record keeping system is required to provide instructions and collect data. MESA (Manufacturing Execution System Application) from Camstar, Inc. runs on our AS/400 computer.



SUB MICRON CMOS PROCESS

```

5/10/01          MESA          PCMSINQ          S35401
14:01:59        Process Master Inquiry  MICROGURU          RIT

Type information.  Then Enter, or use Roll keys to page.

Plant . . . . . : RIT
Process/rev . . . . . : SUB-CMOS 1.0 SUB-MICRON TWIN WELL CMOS 4 INCH WAF

5=Display          VI=View instructions      VO=View operation
VS=View spec      VP=View parameters        VM=View move-in ...

                                Position to . . . . .
Opt Seq#   Operation   Spec ID   Rev   Spec description
---
61.00     ET10 LTO ETCH   SUB-CMOS-ET10-CC   1.0   SUB-CMOS ETCH CC
62.00     ET07 STRIP    SUB-CMOS-ET07-CC   1.0   SUB-CMOS ASH RESIST
63.00     CL01 RCA CLEAN  SUB-CMOS-CL01-METAL 1.0   SUB-CMOS CL01 METAL
64.00     ME01 AL DEPOSIT SUB-CMOS-ME01      1.0   SUB-CMOS ME01 AL DEP
65.00     PH03 PHOTOLITH SUB-CMOS-PH03-METAL 1.0   SUB-CMOS PH03 METAL
66.00     ET05 AL ETCH     SUB-CMOS-ET05      1.0   SUB-CMOS AL ETCH
67.00     ET07 STRIP    SUB-CMOS-ET07-METAL 1.0   SUB-CMOS ASH RESIST
68.00     SI01 SINTER     SUB-CMOS-SI01      1.0   SUB-CMOS SI01 SINTER
69.00     TE01 TEST RES    SUB-CMOS-TE01      1.0   SUB-CMOS TE01
70.00     TE02 TEST XTR     SUB-CMOS-TE02      1.0   SUB-CMOS TE02      +

F2=Fold   F3=Exit   F4=Prompt   F12=Cancel   F23=More options   F24=More keys
    
```


INSTRUCTIONS

```

5/10/01          MESA          IGMSINQ   S36801
14:05:05        Instruction Group Inquiry  MICROGURU  RIT

Type information.  Then Enter.
1=Display document, 5=Display detail

Plant . . . . . : RIT
Instruction group . . : CMOS-OX04-ALIGNMENT  CMOS OX04 ALIGNMENT OXIDE
Revision . . . . . : 3.0

Opt Subgroup  Text
-             1.0 Include D1-D3
-             2.0 Use resource FURNACE01 BRUCE TUBE 01 (see OX04.pps)
-             3.0 Xox desired = 5000 A (see WellOx.pps)
-             4.0 See SPC chart for operation (align_ox.pps)- execute step
-             5.0 XRF warm up recipe 888, check gas & hydrogen supply
-             6.0 When furnace stabilizes at 800 C
-             7.0 XRF 5000 A wet O2 recipe 350, load wafers, press start
-             P/P 800C, RU 20min, 120 min soak wet O2 1000C, RD 40 min
-             8.0 When wafers complete, abort 350 and XRF idle recipe 999
-             9.0 Record 3-zone temp, soak time, oxide thickness on D1 (se
More...

F3=Exit  F4=Prompt  F5=Refresh  F10=View 2  F12=Cancel

```






IMAGE DOCUMENTS

BRUCE FURNACE RECIPES

Recipe #350




At the end of a run the furnace returns to Interval 0 which is set for boat out, 25 °C and no gas flow. The furnace waits in that state until someone aborts the current recipe or loads a new recipe.





WIPTRACKING



*Rochester Institute of Technology
Microelectronic Engineering*



SPC CHARTS




SUMMARY

The process described can be used down to $\sim 1.0 \mu\text{m}$ gate length.

A new process for gate lengths down to $0.5 \mu\text{m}$ is being developed that involves shallow trench isolation, dual doped gates and other process advances.


Several lots have been processed and final process adjustments are being made.



SUMMARY


The process described can be used down to $\sim 1.0 \mu\text{m}$ gate length.

A new process for gate lengths down to $0.5 \mu\text{m}$ is being developed that involves shallow trench isolation, dual doped gates and other process advances.



REFERENCES

- Silicon Processing for the VLSI Era, Volume 1 – Process Technology, 2nd, S. Wolf and R.N. Tauber, Lattice Press.
- The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.



HOMEWORK – RIT CMOS2003

- Calculate the junction depth for both wells.
- Estimate the well doping by calculating the product of dose and junction depth.
- Using the calculated well doping and a surface state density of $1E11$ calculate the threshold voltage for nmos and pmos FETs.
- Calculate the threshold adjust implant dose to give 1 and -1 volts for V_{th} .
- Calculate the width of the space charge layer for the drain when it is reverse biased by 3 volts.

