# -------------------------------------------------------------------------- #

#

# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.

# Your use of Altera Corporation's design tools, logic functions

# and other software and tools, and its AMPP partner logic

# functions, and any output files from any of the foregoing

# (including device programming or simulation files), and any

# associated documentation or information are expressly subject

# to the terms and conditions of the Altera Program License

# Subscription Agreement, the Altera Quartus II License Agreement,

# the Altera MegaCore Function License Agreement, or other

# applicable license agreement, including, without limitation,

# that your use is for the sole purpose of programming logic

# devices manufactured by Altera and sold by Altera or its

# authorized distributors. Please refer to the applicable

# agreement for further details.

#

# -------------------------------------------------------------------------- #

#

# Quartus II 64-Bit

# Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition

# Date created = 15:09:22 May 03, 2023

#

# -------------------------------------------------------------------------- #

#

# Notes:

#

# 1) The default values for assignments are stored in the file:

# comparador\_assignment\_defaults.qdf

# If this file doesn't exist, see file:

# assignment\_defaults.qdf

#

# 2) Altera recommends that you do not modify this file. This

# file is updated automatically by the Quartus II software

# and any changes you make may be lost or overwritten.

#

# -------------------------------------------------------------------------- #

set\_global\_assignment -name FAMILY "Cyclone IV E"

set\_global\_assignment -name DEVICE EP4CE30F23C7

set\_global\_assignment -name TOP\_LEVEL\_ENTITY comparador

set\_global\_assignment -name ORIGINAL\_QUARTUS\_VERSION "15.0.0 SP0.01WE"

set\_global\_assignment -name PROJECT\_CREATION\_TIME\_DATE "15:09:22 MAY 03, 2023"

set\_global\_assignment -name LAST\_QUARTUS\_VERSION "15.0.0 SP0.01WE"

set\_global\_assignment -name PROJECT\_OUTPUT\_DIRECTORY output\_files

set\_global\_assignment -name MIN\_CORE\_JUNCTION\_TEMP 0

set\_global\_assignment -name MAX\_CORE\_JUNCTION\_TEMP 85

set\_global\_assignment -name ERROR\_CHECK\_FREQUENCY\_DIVISOR 1

set\_global\_assignment -name NOMINAL\_CORE\_SUPPLY\_VOLTAGE 1.2V

set\_global\_assignment -name EDA\_SIMULATION\_TOOL "ModelSim-Altera (VHDL)"

set\_global\_assignment -name EDA\_OUTPUT\_DATA\_FORMAT VHDL -section\_id eda\_simulation

set\_global\_assignment -name VHDL\_FILE comparador.vhd

set\_global\_assignment -name PARTITION\_NETLIST\_TYPE SOURCE -section\_id Top

set\_global\_assignment -name PARTITION\_FITTER\_PRESERVATION\_LEVEL PLACEMENT\_AND\_ROUTING -section\_id Top

set\_global\_assignment -name PARTITION\_COLOR 16764057 -section\_id Top

set\_global\_assignment -name VECTOR\_WAVEFORM\_FILE Waveform.vwf

set\_global\_assignment -name STRATIX\_DEVICE\_IO\_STANDARD "2.5 V"

set\_location\_assignment PIN\_E16 -to a[0]

set\_location\_assignment PIN\_H22 -to a[1]

set\_location\_assignment PIN\_F16 -to a[2]

set\_location\_assignment PIN\_F19 -to a[3]

set\_location\_assignment PIN\_H18 -to b[3]

set\_location\_assignment PIN\_J21 -to b[0]

set\_location\_assignment PIN\_E7 -to igual

set\_location\_assignment PIN\_K21 -to b[1]

set\_location\_assignment PIN\_H20 -to b[2]

set\_instance\_assignment -name PARTITION\_HIERARCHY root\_partition -to | -section\_id Top