## PSI2662 – Projeto em Sistemas Eletrônicos Embarcados: Sensores e Atuadores

#### **Contadores e Timers**


Escola Politécnica da Universidade de São Paulo

Prof. Gustavo Rehder – grehder@lme.usp.br



#### Timers no KL25Z

- PIT Periodic Interrupt Timer
  - Gera interrupções periódicas.
- TPM Timer/PWM Module
  - Conectado a portas de I/O; possui input capture, output compare, pode gerar sinais de PWM; pode gerar interrupções.
- LPTMR Low-Power Timer
  - Pode operar como timer ou contador in todos os modos de potência; pode "acordar" o sistema com interrupções; pode sincronizar o hardware.
- Real-Time Clock
  - Alimentado por um cristal externo de 32.768 kHz; rastreia tempo em segudos utilizando um registrador de 32 bits; pode gerar um alarme; pode gerar um sinal de 1 Hz e/ou uma interrupção; pode "acordar o sistema com interrupção.
- SYSTICK
  - Parte do Cortex M0+ Core; contador que pode gerar interrupções





## **System Tick Timer**

- Ação executada periodicamente
- 24-bit down counter
- Clock ou Clock/16




Figure 5-9: System Tick Counting




Figure 5-7: System Tick Timer Internal Structure




Figure 5-10: STRELOAD vs. STCURRENT




Figure 5-8: STCTRL (System Tick Control)



# SysTick Contador CodeWarrior (PE)

Incluir (add file...) PDD header em <CodeWarrior Installation Path>\MCU\ProcessorExpert\lib\Kinetis\pdd\inc\

- - ISR Name of INT\_SysTick
  - M Init
  - PDD
    - SysTick\_PDD\_ClearInterruptFlag
    - SysTick\_PDD\_DisableInterrupt
    - SysTick\_PDD\_EnableDevice
    - M SysTick\_PDD\_EnableInterrupt
    - SysTick\_PDD\_GetClkSource
    - SysTick\_PDD\_GetEnableDeviceStatus
    - SysTick\_PDD\_GetInterruptFlag
    - SysTick\_PDD\_GetInterruptMask
    - SysTick\_PDD\_ReadCalibrationReg
    - SysTick\_PDD\_ReadControlStatusReg
    - SysTick\_PDD\_ReadCurrentValueReg
    - SysTick\_PDD\_ReadReloadValueReg
    - SysTick\_PDD\_SetClkSource
    - SysTick\_PDD\_WriteControlStatusReg
    - SysTick\_PDD\_WriteCurrentValueReg
    - SysTick\_PDD\_WriteReloadValueReg

Properties Methods Clock Diagr	ram	
Name	Value	Details
Component name	SysTick	
Device	SysTick	SysTick
<ul> <li>Settings</li> </ul>		
Clock source	Processor clock	
Reload value	16777215	D
Counter period	1.600 s	
∨ Interrupts		
Interrupt	INT_SysTick	INT_SysTick
Interrupt priority	0 (Highest)	
ISR Name		
Timer interrupt	Disabled	
→ Initialization		
Timer enable	yes	
Clear counter	yes	
Call Init method	yes	

```
for(;;)
{
if(SysTick_PDD_ReadControlStatusReg(SysTick_DEVICE) &0x10000)
{
Bit1_NegVal();
}
}
```



# Timer/PWM Module

- 3 módulos (TPMx = TPM0, TPM1 e TPM2)
  - 1 com 6 canais e 2 com 2 canais
  - Contador de 16 bits (up ou down)
  - Modos: Output Compare, Input Capture e PWM




Figure 5-16: The role of TPMx\_MOD




Figure 5-17: CMOD and PS (Prescaler) bits






Figure 5-11: SIM SCGC6 (SIM Clock Gating Control Register 6)









Figure 5-12: SIM\_SOPT2 (System Options 2)



## **TPM Contador CodeWarrior (PE)**



Name		Value
<b>&gt;</b> (	Component name	TPM0
[	Device	TPM0
v 5	Settings	
	Clock gate	Enabled
~	Clock settings	
	Clock source	TPM counter clock
Prescaler		divide by 128
	Counter frequency	156.250 kHz
	Modulo counter	65535 I
	Period	419.430 ms
	DBG mode	TPM counter stopped; output pins
	Global time base	Disabled
	Counter reload on trigger	Disabled
	Counter start on trigger	Disabled
	Counter stop on overflow	Disabled
	Counter in Doze mode	Enabled
> (	Channels	
> 1	Pins	
> I	nterrupts	
v	nitialization	
	Call Init method	yes



#### **TPM Output Compare**




Figure 5-19: The Channels of TPMx






Figure 5-21: Output Circuit





TPM Contador CodeWarrior (PE):
Output Compare PWM

Properties Methods Clock Diagram	
Name	Value
Clock source	TPM counter clock
Prescaler	divide by 1
Counter frequency	32.768 kHz
Modulo counter	65535
Period	2.000 s
DBG mode	TPM counter stopped; output pins.
Global time base	Disabled
Counter reload on trigger	Disabled
Counter start on trigger	Disabled
Counter stop on overflow	Disabled
Counter in Doze mode	Enabled
→ Channels	
→ Channel 0	Enabled
<ul> <li>Channel mode</li> </ul>	Output compare
Output action	Toggle output
Channel value register	65535
✓ Pin	Enabled
人 Pin	TSI0_CH11/PTB18/TPM2_CH0
Pin signal	



for(;;) { }



## **Input Capture**

#### Frequência e Largura de Pulso




Figure 5-27: Input Edge Time Capturing




Figure 5-28: Measuring Period and Pulse Width

#### **Eventos**





Figure 5-29: Counter Diagram



## **Code Warrior Processor Expert -Timers**






## **Code Warrior Processor Expert -Outros**

- Init\_GPIO Inicialização das portas GPIO Configurações (pull-up drive strength, filtro etc.)
- BitlO
   Configuração de Pinos individuais Entrada/Saída



#### Exercício

 Monitorar entradas para aumentar e diminuir o duty-cycle de um PWM que alimenta um LED.



Desafio: Utilizar o botão de rest para controlar a intensidade do LED.