

```
// Version 1.33 (A)
// Generated 03/09/2014 GMT

/*
 * This software is developed by Microchip Technology Inc. and its
 * subsidiaries ("Microchip").
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are
 * permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 * notice, this list of
 * conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 * notice, this list
 * of conditions and the following disclaimer in the documentation and/
 * or other
 * materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this
 * software must display
 * the following acknowledgement: "This product includes software
 * developed by
 * Microchip Technology Inc. and its subsidiaries."
 * 4. Microchip's name may not be used to endorse or promote products
 * derived from this
 * software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY
 * AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY
 * DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT
 * LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS;
 * OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC16F886_H_
#define _PIC16F886_H_

/*
 * C Header file for the Microchip PIC Microcontroller
 * PIC16F886
 */
#ifndef __XC8
#warning Header file pic16f886.h included directly. Use #include <xc.h>
instead.
#endif

/*
 * Register Definitions
 */
```

```

// Register: INDF
extern volatile unsigned char          INDF          @ 0x000;
#ifdef _LIB_BUILD
asm("INDF equ 00h");
#endif

// Register: TMR0
extern volatile unsigned char          TMR0          @ 0x001;
#ifdef _LIB_BUILD
asm("TMR0 equ 01h");
#endif

// Register: PCL
extern volatile unsigned char          PCL           @ 0x002;
#ifdef _LIB_BUILD
asm("PCL equ 02h");
#endif

// Register: STATUS
extern volatile unsigned char          STATUS        @ 0x003;
#ifdef _LIB_BUILD
asm("STATUS equ 03h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned C           :1;
        unsigned DC          :1;
        unsigned Z           :1;
        unsigned nPD         :1;
        unsigned nTO         :1;
        unsigned RP          :2;
        unsigned IRP         :1;
    };
    struct {
        unsigned              :5;
        unsigned RP0         :1;
        unsigned RP1         :1;
    };
    struct {
        unsigned CARRY       :1;
    };
    struct {
        unsigned              :2;
        unsigned ZERO        :1;
    };
} STATUSbits_t;
extern volatile STATUSbits_t STATUSbits @ 0x003;
// bitfield macros
#define _STATUS_C_POSN          0x0
#define _STATUS_C_POSITION    0x0
#define _STATUS_C_SIZE        0x1
#define _STATUS_C_LENGTH      0x1
#define _STATUS_C_MASK        0x1
#define _STATUS_DC_POSN      0x1
#define _STATUS_DC_POSITION  0x1
#define _STATUS_DC_SIZE      0x1
#define _STATUS_DC_LENGTH    0x1
#define _STATUS_DC_MASK      0x2

```

```

#define _STATUS_Z_POSN                0x2
#define _STATUS_Z_POSITION            0x2
#define _STATUS_Z_SIZE                0x1
#define _STATUS_Z_LENGTH              0x1
#define _STATUS_Z_MASK                0x4
#define _STATUS_nPD_POSN              0x3
#define _STATUS_nPD_POSITION          0x3
#define _STATUS_nPD_SIZE              0x1
#define _STATUS_nPD_LENGTH            0x1
#define _STATUS_nPD_MASK              0x8
#define _STATUS_nTO_POSN              0x4
#define _STATUS_nTO_POSITION          0x4
#define _STATUS_nTO_SIZE              0x1
#define _STATUS_nTO_LENGTH            0x1
#define _STATUS_nTO_MASK              0x10
#define _STATUS_RP_POSN               0x5
#define _STATUS_RP_POSITION           0x5
#define _STATUS_RP_SIZE               0x2
#define _STATUS_RP_LENGTH             0x2
#define _STATUS_RP_MASK               0x60
#define _STATUS_IRP_POSN              0x7
#define _STATUS_IRP_POSITION          0x7
#define _STATUS_IRP_SIZE              0x1
#define _STATUS_IRP_LENGTH            0x1
#define _STATUS_IRP_MASK              0x80
#define _STATUS_RP0_POSN              0x5
#define _STATUS_RP0_POSITION          0x5
#define _STATUS_RP0_SIZE              0x1
#define _STATUS_RP0_LENGTH            0x1
#define _STATUS_RP0_MASK              0x20
#define _STATUS_RP1_POSN              0x6
#define _STATUS_RP1_POSITION          0x6
#define _STATUS_RP1_SIZE              0x1
#define _STATUS_RP1_LENGTH            0x1
#define _STATUS_RP1_MASK              0x40
#define _STATUS_CARRY_POSN            0x0
#define _STATUS_CARRY_POSITION        0x0
#define _STATUS_CARRY_SIZE            0x1
#define _STATUS_CARRY_LENGTH          0x1
#define _STATUS_CARRY_MASK            0x1
#define _STATUS_ZERO_POSN             0x2
#define _STATUS_ZERO_POSITION         0x2
#define _STATUS_ZERO_SIZE             0x1
#define _STATUS_ZERO_LENGTH           0x1
#define _STATUS_ZERO_MASK             0x4

```

```

// Register: FSR
extern volatile unsigned char          FSR                @ 0x004;
#ifdef _LIB_BUILD
asm("FSR equ 04h");
#endif

```

```

// Register: PORTA
extern volatile unsigned char          PORTA              @ 0x005;
#ifdef _LIB_BUILD
asm("PORTA equ 05h");
#endif
// bitfield definitions
typedef union {
    struct {

```

```

        unsigned RA0           :1;
        unsigned RA1           :1;
        unsigned RA2           :1;
        unsigned RA3           :1;
        unsigned RA4           :1;
        unsigned RA5           :1;
        unsigned RA6           :1;
        unsigned RA7           :1;
    };
} PORTAbits_t;
extern volatile PORTAbits_t PORTAbits @ 0x005;
// bitfield macros
#define _PORTA_RA0_POSN        0x0
#define _PORTA_RA0_POSITION    0x0
#define _PORTA_RA0_SIZE        0x1
#define _PORTA_RA0_LENGTH      0x1
#define _PORTA_RA0_MASK        0x1
#define _PORTA_RA1_POSN        0x1
#define _PORTA_RA1_POSITION    0x1
#define _PORTA_RA1_SIZE        0x1
#define _PORTA_RA1_LENGTH      0x1
#define _PORTA_RA1_MASK        0x2
#define _PORTA_RA2_POSN        0x2
#define _PORTA_RA2_POSITION    0x2
#define _PORTA_RA2_SIZE        0x1
#define _PORTA_RA2_LENGTH      0x1
#define _PORTA_RA2_MASK        0x4
#define _PORTA_RA3_POSN        0x3
#define _PORTA_RA3_POSITION    0x3
#define _PORTA_RA3_SIZE        0x1
#define _PORTA_RA3_LENGTH      0x1
#define _PORTA_RA3_MASK        0x8
#define _PORTA_RA4_POSN        0x4
#define _PORTA_RA4_POSITION    0x4
#define _PORTA_RA4_SIZE        0x1
#define _PORTA_RA4_LENGTH      0x1
#define _PORTA_RA4_MASK        0x10
#define _PORTA_RA5_POSN        0x5
#define _PORTA_RA5_POSITION    0x5
#define _PORTA_RA5_SIZE        0x1
#define _PORTA_RA5_LENGTH      0x1
#define _PORTA_RA5_MASK        0x20
#define _PORTA_RA6_POSN        0x6
#define _PORTA_RA6_POSITION    0x6
#define _PORTA_RA6_SIZE        0x1
#define _PORTA_RA6_LENGTH      0x1
#define _PORTA_RA6_MASK        0x40
#define _PORTA_RA7_POSN        0x7
#define _PORTA_RA7_POSITION    0x7
#define _PORTA_RA7_SIZE        0x1
#define _PORTA_RA7_LENGTH      0x1
#define _PORTA_RA7_MASK        0x80

// Register: PORTB
extern volatile unsigned char PORTB @ 0x006;
#ifdef _LIB_BUILD
asm("PORTB equ 06h");
#endif
// bitfield definitions
typedef union {

```

```

    struct {
        unsigned RB0           :1;
        unsigned RB1           :1;
        unsigned RB2           :1;
        unsigned RB3           :1;
        unsigned RB4           :1;
        unsigned RB5           :1;
        unsigned RB6           :1;
        unsigned RB7           :1;
    };
} PORTBbits_t;
extern volatile PORTBbits_t PORTBbits @ 0x006;
// bitfield macros
#define _PORTB_RB0_POSN           0x0
#define _PORTB_RB0_POSITION      0x0
#define _PORTB_RB0_SIZE          0x1
#define _PORTB_RB0_LENGTH        0x1
#define _PORTB_RB0_MASK          0x1
#define _PORTB_RB1_POSN           0x1
#define _PORTB_RB1_POSITION      0x1
#define _PORTB_RB1_SIZE          0x1
#define _PORTB_RB1_LENGTH        0x1
#define _PORTB_RB1_MASK          0x2
#define _PORTB_RB2_POSN           0x2
#define _PORTB_RB2_POSITION      0x2
#define _PORTB_RB2_SIZE          0x1
#define _PORTB_RB2_LENGTH        0x1
#define _PORTB_RB2_MASK          0x4
#define _PORTB_RB3_POSN           0x3
#define _PORTB_RB3_POSITION      0x3
#define _PORTB_RB3_SIZE          0x1
#define _PORTB_RB3_LENGTH        0x1
#define _PORTB_RB3_MASK          0x8
#define _PORTB_RB4_POSN           0x4
#define _PORTB_RB4_POSITION      0x4
#define _PORTB_RB4_SIZE          0x1
#define _PORTB_RB4_LENGTH        0x1
#define _PORTB_RB4_MASK          0x10
#define _PORTB_RB5_POSN           0x5
#define _PORTB_RB5_POSITION      0x5
#define _PORTB_RB5_SIZE          0x1
#define _PORTB_RB5_LENGTH        0x1
#define _PORTB_RB5_MASK          0x20
#define _PORTB_RB6_POSN           0x6
#define _PORTB_RB6_POSITION      0x6
#define _PORTB_RB6_SIZE          0x1
#define _PORTB_RB6_LENGTH        0x1
#define _PORTB_RB6_MASK          0x40
#define _PORTB_RB7_POSN           0x7
#define _PORTB_RB7_POSITION      0x7
#define _PORTB_RB7_SIZE          0x1
#define _PORTB_RB7_LENGTH        0x1
#define _PORTB_RB7_MASK          0x80

// Register: PORTC
extern volatile unsigned char PORTC @ 0x007;
#ifdef _LIB_BUILD
asm("PORTC equ 07h");
#endif
// bitfield definitions

```

```

typedef union {
    struct {
        unsigned RC0      :1;
        unsigned RC1      :1;
        unsigned RC2      :1;
        unsigned RC3      :1;
        unsigned RC4      :1;
        unsigned RC5      :1;
        unsigned RC6      :1;
        unsigned RC7      :1;
    };
} PORTCbits_t;
extern volatile PORTCbits_t PORTCbits @ 0x007;
// bitfield macros
#define _PORTC_RC0_POSN      0x0
#define _PORTC_RC0_POSITION 0x0
#define _PORTC_RC0_SIZE     0x1
#define _PORTC_RC0_LENGTH   0x1
#define _PORTC_RC0_MASK     0x1
#define _PORTC_RC1_POSN      0x1
#define _PORTC_RC1_POSITION 0x1
#define _PORTC_RC1_SIZE     0x1
#define _PORTC_RC1_LENGTH   0x1
#define _PORTC_RC1_MASK     0x2
#define _PORTC_RC2_POSN      0x2
#define _PORTC_RC2_POSITION 0x2
#define _PORTC_RC2_SIZE     0x1
#define _PORTC_RC2_LENGTH   0x1
#define _PORTC_RC2_MASK     0x4
#define _PORTC_RC3_POSN      0x3
#define _PORTC_RC3_POSITION 0x3
#define _PORTC_RC3_SIZE     0x1
#define _PORTC_RC3_LENGTH   0x1
#define _PORTC_RC3_MASK     0x8
#define _PORTC_RC4_POSN      0x4
#define _PORTC_RC4_POSITION 0x4
#define _PORTC_RC4_SIZE     0x1
#define _PORTC_RC4_LENGTH   0x1
#define _PORTC_RC4_MASK     0x10
#define _PORTC_RC5_POSN      0x5
#define _PORTC_RC5_POSITION 0x5
#define _PORTC_RC5_SIZE     0x1
#define _PORTC_RC5_LENGTH   0x1
#define _PORTC_RC5_MASK     0x20
#define _PORTC_RC6_POSN      0x6
#define _PORTC_RC6_POSITION 0x6
#define _PORTC_RC6_SIZE     0x1
#define _PORTC_RC6_LENGTH   0x1
#define _PORTC_RC6_MASK     0x40
#define _PORTC_RC7_POSN      0x7
#define _PORTC_RC7_POSITION 0x7
#define _PORTC_RC7_SIZE     0x1
#define _PORTC_RC7_LENGTH   0x1
#define _PORTC_RC7_MASK     0x80

// Register: PORTE
extern volatile unsigned char PORTE @ 0x009;
#ifdef _LIB_BUILD
asm("PORTE equ 09h");
#endif

```

```

// bitfield definitions
typedef union {
    struct {
        unsigned          :3;
        unsigned RE3      :1;
    };
} PORTEbits_t;
extern volatile PORTEbits_t PORTEbits @ 0x009;
// bitfield macros
#define _PORTE_RE3_POSN          0x3
#define _PORTE_RE3_POSITION     0x3
#define _PORTE_RE3_SIZE         0x1
#define _PORTE_RE3_LENGTH      0x1
#define _PORTE_RE3_MASK        0x8

// Register: PCLATH
extern volatile unsigned char          PCLATH          @ 0x00A;
#ifndef _LIB_BUILD
asm("PCLATH equ 0Ah");
#endif

// Register: INTCON
extern volatile unsigned char          INTCON          @ 0x00B;
#ifndef _LIB_BUILD
asm("INTCON equ 0Bh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned RBIF          :1;
        unsigned INTF          :1;
        unsigned T0IF         :1;
        unsigned RBIE         :1;
        unsigned INTE         :1;
        unsigned T0IE         :1;
        unsigned PEIE         :1;
        unsigned GIE          :1;
    };
    struct {
        unsigned          :2;
        unsigned TMR0IF      :1;
        unsigned          :2;
        unsigned TMR0IE      :1;
    };
} INTCONbits_t;
extern volatile INTCONbits_t INTCONbits @ 0x00B;
// bitfield macros
#define _INTCON_RBIF_POSN          0x0
#define _INTCON_RBIF_POSITION     0x0
#define _INTCON_RBIF_SIZE         0x1
#define _INTCON_RBIF_LENGTH      0x1
#define _INTCON_RBIF_MASK        0x1
#define _INTCON_INTF_POSN        0x1
#define _INTCON_INTF_POSITION     0x1
#define _INTCON_INTF_SIZE         0x1
#define _INTCON_INTF_LENGTH      0x1
#define _INTCON_INTF_MASK        0x2
#define _INTCON_T0IF_POSN        0x2
#define _INTCON_T0IF_POSITION     0x2
#define _INTCON_T0IF_SIZE         0x1

```

```

#define _INTCON_T0IF_LENGTH          0x1
#define _INTCON_T0IF_MASK            0x4
#define _INTCON_RBIE_POSN            0x3
#define _INTCON_RBIE_POSITION        0x3
#define _INTCON_RBIE_SIZE            0x1
#define _INTCON_RBIE_LENGTH          0x1
#define _INTCON_RBIE_MASK            0x8
#define _INTCON_INTE_POSN            0x4
#define _INTCON_INTE_POSITION        0x4
#define _INTCON_INTE_SIZE            0x1
#define _INTCON_INTE_LENGTH          0x1
#define _INTCON_INTE_MASK            0x10
#define _INTCON_T0IE_POSN            0x5
#define _INTCON_T0IE_POSITION        0x5
#define _INTCON_T0IE_SIZE            0x1
#define _INTCON_T0IE_LENGTH          0x1
#define _INTCON_T0IE_MASK            0x20
#define _INTCON_PEIE_POSN            0x6
#define _INTCON_PEIE_POSITION        0x6
#define _INTCON_PEIE_SIZE            0x1
#define _INTCON_PEIE_LENGTH          0x1
#define _INTCON_PEIE_MASK            0x40
#define _INTCON_GIE_POSN             0x7
#define _INTCON_GIE_POSITION         0x7
#define _INTCON_GIE_SIZE             0x1
#define _INTCON_GIE_LENGTH           0x1
#define _INTCON_GIE_MASK             0x80
#define _INTCON_TMR0IF_POSN          0x2
#define _INTCON_TMR0IF_POSITION      0x2
#define _INTCON_TMR0IF_SIZE          0x1
#define _INTCON_TMR0IF_LENGTH        0x1
#define _INTCON_TMR0IF_MASK          0x4
#define _INTCON_TMR0IE_POSN          0x5
#define _INTCON_TMR0IE_POSITION      0x5
#define _INTCON_TMR0IE_SIZE          0x1
#define _INTCON_TMR0IE_LENGTH        0x1
#define _INTCON_TMR0IE_MASK          0x20

// Register: PIR1
extern volatile unsigned char        PIR1          @ 0x00C;
#ifdef _LIB_BUILD
asm("PIR1 equ 0Ch");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned TMR1IF          :1;
        unsigned TMR2IF          :1;
        unsigned CCP1IF          :1;
        unsigned SSPIF           :1;
        unsigned TXIF            :1;
        unsigned RCIF            :1;
        unsigned ADIF            :1;
    };
} PIR1bits_t;
extern volatile PIR1bits_t PIR1bits @ 0x00C;
// bitfield macros
#define _PIR1_TMR1IF_POSN          0x0
#define _PIR1_TMR1IF_POSITION      0x0
#define _PIR1_TMR1IF_SIZE          0x1

```



```

#define _PIR1_TMR1IF_LENGTH           0x1
#define _PIR1_TMR1IF_MASK             0x1
#define _PIR1_TMR2IF_POSN            0x1
#define _PIR1_TMR2IF_POSITION        0x1
#define _PIR1_TMR2IF_SIZE            0x1
#define _PIR1_TMR2IF_LENGTH          0x1
#define _PIR1_TMR2IF_MASK            0x2
#define _PIR1_CCP1IF_POSN            0x2
#define _PIR1_CCP1IF_POSITION        0x2
#define _PIR1_CCP1IF_SIZE            0x1
#define _PIR1_CCP1IF_LENGTH          0x1
#define _PIR1_CCP1IF_MASK            0x4
#define _PIR1_SSPIF_POSN             0x3
#define _PIR1_SSPIF_POSITION         0x3
#define _PIR1_SSPIF_SIZE             0x1
#define _PIR1_SSPIF_LENGTH           0x1
#define _PIR1_SSPIF_MASK             0x8
#define _PIR1_TXIF_POSN              0x4
#define _PIR1_TXIF_POSITION          0x4
#define _PIR1_TXIF_SIZE              0x1
#define _PIR1_TXIF_LENGTH            0x1
#define _PIR1_TXIF_MASK              0x10
#define _PIR1_RCIF_POSN              0x5
#define _PIR1_RCIF_POSITION          0x5
#define _PIR1_RCIF_SIZE              0x1
#define _PIR1_RCIF_LENGTH            0x1
#define _PIR1_RCIF_MASK              0x20
#define _PIR1_ADIF_POSN              0x6
#define _PIR1_ADIF_POSITION          0x6
#define _PIR1_ADIF_SIZE              0x1
#define _PIR1_ADIF_LENGTH            0x1
#define _PIR1_ADIF_MASK              0x40

// Register: PIR2
extern volatile unsigned char        PIR2           @ 0x00D;
#ifdef _LIB_BUILD
asm("PIR2 equ 0Dh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned CCP2IF              :1;
        unsigned                      :1;
        unsigned ULPWUIF              :1;
        unsigned BCLIF                :1;
        unsigned EEIF                 :1;
        unsigned C1IF                 :1;
        unsigned C2IF                 :1;
        unsigned OSFIF                :1;
    };
} PIR2bits_t;
extern volatile PIR2bits_t PIR2bits @ 0x00D;
// bitfield macros
#define _PIR2_CCP2IF_POSN            0x0
#define _PIR2_CCP2IF_POSITION        0x0
#define _PIR2_CCP2IF_SIZE            0x1
#define _PIR2_CCP2IF_LENGTH          0x1
#define _PIR2_CCP2IF_MASK            0x1
#define _PIR2_ULPWUIF_POSN           0x2
#define _PIR2_ULPWUIF_POSITION       0x2

```

```

#define _PIR2_ULPWUIF_SIZE           0x1
#define _PIR2_ULPWUIF_LENGTH        0x1
#define _PIR2_ULPWUIF_MASK          0x4
#define _PIR2_BCLIF_POSN            0x3
#define _PIR2_BCLIF_POSITION        0x3
#define _PIR2_BCLIF_SIZE            0x1
#define _PIR2_BCLIF_LENGTH          0x1
#define _PIR2_BCLIF_MASK            0x8
#define _PIR2_EEIF_POSN             0x4
#define _PIR2_EEIF_POSITION         0x4
#define _PIR2_EEIF_SIZE             0x1
#define _PIR2_EEIF_LENGTH           0x1
#define _PIR2_EEIF_MASK             0x10
#define _PIR2_C1IF_POSN             0x5
#define _PIR2_C1IF_POSITION         0x5
#define _PIR2_C1IF_SIZE             0x1
#define _PIR2_C1IF_LENGTH           0x1
#define _PIR2_C1IF_MASK             0x20
#define _PIR2_C2IF_POSN             0x6
#define _PIR2_C2IF_POSITION         0x6
#define _PIR2_C2IF_SIZE             0x1
#define _PIR2_C2IF_LENGTH           0x1
#define _PIR2_C2IF_MASK             0x40
#define _PIR2_OSFIF_POSN            0x7
#define _PIR2_OSFIF_POSITION        0x7
#define _PIR2_OSFIF_SIZE            0x1
#define _PIR2_OSFIF_LENGTH          0x1
#define _PIR2_OSFIF_MASK            0x80

// Register: TMR1
extern volatile unsigned short      TMR1           @ 0x00E;
#ifdef _LIB_BUILD
asm("TMR1 equ 0Eh");
#endif

// Register: TMR1L
extern volatile unsigned char       TMR1L          @ 0x00E;
#ifdef _LIB_BUILD
asm("TMR1L equ 0Eh");
#endif

// Register: TMR1H
extern volatile unsigned char       TMR1H          @ 0x00F;
#ifdef _LIB_BUILD
asm("TMR1H equ 0Fh");
#endif

// Register: T1CON
extern volatile unsigned char       T1CON          @ 0x010;
#ifdef _LIB_BUILD
asm("T1CON equ 010h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned TMR10N           :1;
        unsigned TMR1CS           :1;
        unsigned nT1SYNC          :1;
        unsigned T10SCEN          :1;
        unsigned T1CKPS           :2;
    };
};

```

```

        unsigned TMR1GE           :1;
        unsigned T1GINV          :1;
};
struct {
    unsigned           :2;
    unsigned T1INSYNC  :1;
    unsigned           :1;
    unsigned T1CKPS0   :1;
    unsigned T1CKPS1   :1;
    unsigned           :1;
    unsigned T1GIV     :1;
};
struct {
    unsigned           :2;
    unsigned T1SYNC    :1;
};
} T1CONbits_t;
extern volatile T1CONbits_t T1CONbits @ 0x010;
// bitfield macros
#define _T1CON_TMR10N_POSN           0x0
#define _T1CON_TMR10N_POSITION      0x0
#define _T1CON_TMR10N_SIZE          0x1
#define _T1CON_TMR10N_LENGTH        0x1
#define _T1CON_TMR10N_MASK          0x1
#define _T1CON_TMR1CS_POSN          0x1
#define _T1CON_TMR1CS_POSITION      0x1
#define _T1CON_TMR1CS_SIZE          0x1
#define _T1CON_TMR1CS_LENGTH        0x1
#define _T1CON_TMR1CS_MASK          0x2
#define _T1CON_nT1SYNC_POSN         0x2
#define _T1CON_nT1SYNC_POSITION     0x2
#define _T1CON_nT1SYNC_SIZE         0x1
#define _T1CON_nT1SYNC_LENGTH       0x1
#define _T1CON_nT1SYNC_MASK         0x4
#define _T1CON_T10SCEN_POSN         0x3
#define _T1CON_T10SCEN_POSITION     0x3
#define _T1CON_T10SCEN_SIZE         0x1
#define _T1CON_T10SCEN_LENGTH       0x1
#define _T1CON_T10SCEN_MASK         0x8
#define _T1CON_T1CKPS_POSN          0x4
#define _T1CON_T1CKPS_POSITION      0x4
#define _T1CON_T1CKPS_SIZE          0x2
#define _T1CON_T1CKPS_LENGTH        0x2
#define _T1CON_T1CKPS_MASK          0x30
#define _T1CON_TMR1GE_POSN          0x6
#define _T1CON_TMR1GE_POSITION      0x6
#define _T1CON_TMR1GE_SIZE          0x1
#define _T1CON_TMR1GE_LENGTH        0x1
#define _T1CON_TMR1GE_MASK          0x40
#define _T1CON_T1GINV_POSN          0x7
#define _T1CON_T1GINV_POSITION      0x7
#define _T1CON_T1GINV_SIZE          0x1
#define _T1CON_T1GINV_LENGTH        0x1
#define _T1CON_T1GINV_MASK          0x80
#define _T1CON_T1INSYNC_POSN        0x2
#define _T1CON_T1INSYNC_POSITION    0x2
#define _T1CON_T1INSYNC_SIZE        0x1
#define _T1CON_T1INSYNC_LENGTH      0x1
#define _T1CON_T1INSYNC_MASK        0x4
#define _T1CON_T1CKPS0_POSN         0x4

```

```

#define _T1CON_T1CKPS0_POSITION          0x4
#define _T1CON_T1CKPS0_SIZE             0x1
#define _T1CON_T1CKPS0_LENGTH           0x1
#define _T1CON_T1CKPS0_MASK             0x10
#define _T1CON_T1CKPS1_POSN             0x5
#define _T1CON_T1CKPS1_POSITION         0x5
#define _T1CON_T1CKPS1_SIZE             0x1
#define _T1CON_T1CKPS1_LENGTH           0x1
#define _T1CON_T1CKPS1_MASK             0x20
#define _T1CON_T1GIV_POSN                0x7
#define _T1CON_T1GIV_POSITION           0x7
#define _T1CON_T1GIV_SIZE                0x1
#define _T1CON_T1GIV_LENGTH             0x1
#define _T1CON_T1GIV_MASK                0x80
#define _T1CON_T1SYNC_POSN              0x2
#define _T1CON_T1SYNC_POSITION           0x2
#define _T1CON_T1SYNC_SIZE               0x1
#define _T1CON_T1SYNC_LENGTH            0x1
#define _T1CON_T1SYNC_MASK              0x4

// Register: TMR2
extern volatile unsigned char            TMR2           @ 0x011;
#ifdef _LIB_BUILD
asm("TMR2 equ 011h");
#endif

// Register: T2CON
extern volatile unsigned char            T2CON          @ 0x012;
#ifdef _LIB_BUILD
asm("T2CON equ 012h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned T2CKPS           :2;
        unsigned TMR2ON           :1;
        unsigned TOUTPS           :4;
    };
    struct {
        unsigned T2CKPS0          :1;
        unsigned T2CKPS1          :1;
        unsigned                  :1;
        unsigned TOUTPS0          :1;
        unsigned TOUTPS1          :1;
        unsigned TOUTPS2          :1;
        unsigned TOUTPS3          :1;
    };
} T2CONbits_t;
extern volatile T2CONbits_t T2CONbits @ 0x012;
// bitfield macros
#define _T2CON_T2CKPS_POSN          0x0
#define _T2CON_T2CKPS_POSITION      0x0
#define _T2CON_T2CKPS_SIZE          0x2
#define _T2CON_T2CKPS_LENGTH        0x2
#define _T2CON_T2CKPS_MASK          0x3
#define _T2CON_TMR2ON_POSN          0x2
#define _T2CON_TMR2ON_POSITION      0x2
#define _T2CON_TMR2ON_SIZE          0x1
#define _T2CON_TMR2ON_LENGTH        0x1
#define _T2CON_TMR2ON_MASK          0x4

```

```

#define _T2CON_TOUTPS_POSN                0x3
#define _T2CON_TOUTPS_POSITION            0x3
#define _T2CON_TOUTPS_SIZE                0x4
#define _T2CON_TOUTPS_LENGTH              0x4
#define _T2CON_TOUTPS_MASK                0x78
#define _T2CON_T2CKPS0_POSN               0x0
#define _T2CON_T2CKPS0_POSITION           0x0
#define _T2CON_T2CKPS0_SIZE               0x1
#define _T2CON_T2CKPS0_LENGTH             0x1
#define _T2CON_T2CKPS0_MASK               0x1
#define _T2CON_T2CKPS1_POSN               0x1
#define _T2CON_T2CKPS1_POSITION           0x1
#define _T2CON_T2CKPS1_SIZE               0x1
#define _T2CON_T2CKPS1_LENGTH             0x1
#define _T2CON_T2CKPS1_MASK               0x2
#define _T2CON_TOUTPS0_POSN               0x3
#define _T2CON_TOUTPS0_POSITION           0x3
#define _T2CON_TOUTPS0_SIZE               0x1
#define _T2CON_TOUTPS0_LENGTH             0x1
#define _T2CON_TOUTPS0_MASK               0x8
#define _T2CON_TOUTPS1_POSN               0x4
#define _T2CON_TOUTPS1_POSITION           0x4
#define _T2CON_TOUTPS1_SIZE               0x1
#define _T2CON_TOUTPS1_LENGTH             0x1
#define _T2CON_TOUTPS1_MASK               0x10
#define _T2CON_TOUTPS2_POSN               0x5
#define _T2CON_TOUTPS2_POSITION           0x5
#define _T2CON_TOUTPS2_SIZE               0x1
#define _T2CON_TOUTPS2_LENGTH             0x1
#define _T2CON_TOUTPS2_MASK               0x20
#define _T2CON_TOUTPS3_POSN               0x6
#define _T2CON_TOUTPS3_POSITION           0x6
#define _T2CON_TOUTPS3_SIZE               0x1
#define _T2CON_TOUTPS3_LENGTH             0x1
#define _T2CON_TOUTPS3_MASK               0x40

// Register: SSPBUF
extern volatile unsigned char                SSPBUF                @ 0x013;
#ifndef _LIB_BUILD
asm("SSPBUF equ 013h");
#endif

// Register: SSPCON
extern volatile unsigned char                SSPCON                @ 0x014;
#ifndef _LIB_BUILD
asm("SSPCON equ 014h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned SSPM                :4;
        unsigned CKP                  :1;
        unsigned SSPEN                 :1;
        unsigned SSPOV                 :1;
        unsigned WCOL                  :1;
    };
    struct {
        unsigned SSPM0                 :1;
        unsigned SSPM1                 :1;
        unsigned SSPM2                 :1;
    };
};

```

```

        unsigned SSPM3                :1;
    };
} SSPCONbits_t;
extern volatile SSPCONbits_t SSPCONbits @ 0x014;
// bitfield macros
#define _SSPCON_SSPM_POSN                0x0
#define _SSPCON_SSPM_POSITION            0x0
#define _SSPCON_SSPM_SIZE                0x4
#define _SSPCON_SSPM_LENGTH              0x4
#define _SSPCON_SSPM_MASK                0xF
#define _SSPCON_CKP_POSN                 0x4
#define _SSPCON_CKP_POSITION             0x4
#define _SSPCON_CKP_SIZE                  0x1
#define _SSPCON_CKP_LENGTH                0x1
#define _SSPCON_CKP_MASK                  0x10
#define _SSPCON_SSPEN_POSN               0x5
#define _SSPCON_SSPEN_POSITION           0x5
#define _SSPCON_SSPEN_SIZE                0x1
#define _SSPCON_SSPEN_LENGTH              0x1
#define _SSPCON_SSPEN_MASK                0x20
#define _SSPCON_SSPOV_POSN                0x6
#define _SSPCON_SSPOV_POSITION            0x6
#define _SSPCON_SSPOV_SIZE                0x1
#define _SSPCON_SSPOV_LENGTH              0x1
#define _SSPCON_SSPOV_MASK                0x40
#define _SSPCON_WCOL_POSN                 0x7
#define _SSPCON_WCOL_POSITION             0x7
#define _SSPCON_WCOL_SIZE                  0x1
#define _SSPCON_WCOL_LENGTH                0x1
#define _SSPCON_WCOL_MASK                  0x80
#define _SSPCON_SSPM0_POSN                0x0
#define _SSPCON_SSPM0_POSITION            0x0
#define _SSPCON_SSPM0_SIZE                0x1
#define _SSPCON_SSPM0_LENGTH              0x1
#define _SSPCON_SSPM0_MASK                0x1
#define _SSPCON_SSPM1_POSN                0x1
#define _SSPCON_SSPM1_POSITION            0x1
#define _SSPCON_SSPM1_SIZE                0x1
#define _SSPCON_SSPM1_LENGTH              0x1
#define _SSPCON_SSPM1_MASK                0x2
#define _SSPCON_SSPM2_POSN                0x2
#define _SSPCON_SSPM2_POSITION            0x2
#define _SSPCON_SSPM2_SIZE                0x1
#define _SSPCON_SSPM2_LENGTH              0x1
#define _SSPCON_SSPM2_MASK                0x4
#define _SSPCON_SSPM3_POSN                0x3
#define _SSPCON_SSPM3_POSITION            0x3
#define _SSPCON_SSPM3_SIZE                0x1
#define _SSPCON_SSPM3_LENGTH              0x1
#define _SSPCON_SSPM3_MASK                0x8

// Register: CCPR1
extern volatile unsigned short            CCPR1                @ 0x015;
#ifndef _LIB_BUILD
asm("CCPR1 equ 015h");
#endif

// Register: CCPR1L
extern volatile unsigned char             CCPR1L               @ 0x015;
#ifndef _LIB_BUILD

```

```

asm("CCPR1L equ 015h");
#endif

// Register: CCPR1H
extern volatile unsigned char          CCPR1H          @ 0x016;
#ifndef _LIB_BUILD
asm("CCPR1H equ 016h");
#endif

// Register: CCP1CON
extern volatile unsigned char          CCP1CON         @ 0x017;
#ifndef _LIB_BUILD
asm("CCP1CON equ 017h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned CCP1M          :4;
        unsigned DC1B          :2;
        unsigned P1M           :2;
    };
    struct {
        unsigned CCP1M0        :1;
        unsigned CCP1M1        :1;
        unsigned CCP1M2        :1;
        unsigned CCP1M3        :1;
        unsigned DC1B0         :1;
        unsigned DC1B1         :1;
        unsigned P1M0          :1;
        unsigned P1M1          :1;
    };
    struct {
        unsigned              :4;
        unsigned CCP1Y        :1;
        unsigned CCP1X        :1;
    };
} CCP1CONbits_t;
extern volatile CCP1CONbits_t CCP1CONbits @ 0x017;
// bitfield macros
#define _CCP1CON_CCP1M_POSN          0x0
#define _CCP1CON_CCP1M_POSITION      0x0
#define _CCP1CON_CCP1M_SIZE          0x4
#define _CCP1CON_CCP1M_LENGTH        0x4
#define _CCP1CON_CCP1M_MASK          0xF
#define _CCP1CON_DC1B_POSN           0x4
#define _CCP1CON_DC1B_POSITION       0x4
#define _CCP1CON_DC1B_SIZE           0x2
#define _CCP1CON_DC1B_LENGTH         0x2
#define _CCP1CON_DC1B_MASK           0x30
#define _CCP1CON_P1M_POSN             0x6
#define _CCP1CON_P1M_POSITION         0x6
#define _CCP1CON_P1M_SIZE             0x2
#define _CCP1CON_P1M_LENGTH           0x2
#define _CCP1CON_P1M_MASK             0xC0
#define _CCP1CON_CCP1M0_POSN          0x0
#define _CCP1CON_CCP1M0_POSITION      0x0
#define _CCP1CON_CCP1M0_SIZE          0x1
#define _CCP1CON_CCP1M0_LENGTH        0x1
#define _CCP1CON_CCP1M0_MASK          0x1
#define _CCP1CON_CCP1M1_POSN          0x1

```



```

#define _CCP1CON_CCP1M1_POSITION 0x1
#define _CCP1CON_CCP1M1_SIZE 0x1
#define _CCP1CON_CCP1M1_LENGTH 0x1
#define _CCP1CON_CCP1M1_MASK 0x2
#define _CCP1CON_CCP1M2_POSN 0x2
#define _CCP1CON_CCP1M2_POSITION 0x2
#define _CCP1CON_CCP1M2_SIZE 0x1
#define _CCP1CON_CCP1M2_LENGTH 0x1
#define _CCP1CON_CCP1M2_MASK 0x4
#define _CCP1CON_CCP1M3_POSN 0x3
#define _CCP1CON_CCP1M3_POSITION 0x3
#define _CCP1CON_CCP1M3_SIZE 0x1
#define _CCP1CON_CCP1M3_LENGTH 0x1
#define _CCP1CON_CCP1M3_MASK 0x8
#define _CCP1CON_DC1B0_POSN 0x4
#define _CCP1CON_DC1B0_POSITION 0x4
#define _CCP1CON_DC1B0_SIZE 0x1
#define _CCP1CON_DC1B0_LENGTH 0x1
#define _CCP1CON_DC1B0_MASK 0x10
#define _CCP1CON_DC1B1_POSN 0x5
#define _CCP1CON_DC1B1_POSITION 0x5
#define _CCP1CON_DC1B1_SIZE 0x1
#define _CCP1CON_DC1B1_LENGTH 0x1
#define _CCP1CON_DC1B1_MASK 0x20
#define _CCP1CON_P1M0_POSN 0x6
#define _CCP1CON_P1M0_POSITION 0x6
#define _CCP1CON_P1M0_SIZE 0x1
#define _CCP1CON_P1M0_LENGTH 0x1
#define _CCP1CON_P1M0_MASK 0x40
#define _CCP1CON_P1M1_POSN 0x7
#define _CCP1CON_P1M1_POSITION 0x7
#define _CCP1CON_P1M1_SIZE 0x1
#define _CCP1CON_P1M1_LENGTH 0x1
#define _CCP1CON_P1M1_MASK 0x80
#define _CCP1CON_CCP1Y_POSN 0x4
#define _CCP1CON_CCP1Y_POSITION 0x4
#define _CCP1CON_CCP1Y_SIZE 0x1
#define _CCP1CON_CCP1Y_LENGTH 0x1
#define _CCP1CON_CCP1Y_MASK 0x10
#define _CCP1CON_CCP1X_POSN 0x5
#define _CCP1CON_CCP1X_POSITION 0x5
#define _CCP1CON_CCP1X_SIZE 0x1
#define _CCP1CON_CCP1X_LENGTH 0x1
#define _CCP1CON_CCP1X_MASK 0x20

```

```
// Register: RCSTA
```

```
extern volatile unsigned char
```

```
RCSTA
```

```
@ 0x018;
```

```
#ifndef _LIB_BUILD
```

```
asm("RCSTA equ 018h");
```

```
#endif
```

```
// bitfield definitions
```

```
typedef union {
```

```
    struct {
```

```
        unsigned RX9D           :1;
```

```
        unsigned OERR           :1;
```

```
        unsigned FERR           :1;
```

```
        unsigned ADDEN          :1;
```

```
        unsigned CREN           :1;
```

```
        unsigned SREN           :1;
```

```
        unsigned RX9            :1;
```



```

        unsigned SPEN                :1;
};
struct {
    unsigned RCD8                    :1;
    unsigned                          :5;
    unsigned RC9                     :1;
};
struct {
    unsigned                          :6;
    unsigned nRC8                    :1;
};
struct {
    unsigned                          :6;
    unsigned RC8_9                   :1;
};
} RCSTAbits_t;
extern volatile RCSTAbits_t RCSTAbits @ 0x018;
// bitfield macros
#define _RCSTA_RX9D_POSN              0x0
#define _RCSTA_RX9D_POSITION          0x0
#define _RCSTA_RX9D_SIZE              0x1
#define _RCSTA_RX9D_LENGTH           0x1
#define _RCSTA_RX9D_MASK              0x1
#define _RCSTA_OERR_POSN              0x1
#define _RCSTA_OERR_POSITION          0x1
#define _RCSTA_OERR_SIZE              0x1
#define _RCSTA_OERR_LENGTH           0x1
#define _RCSTA_OERR_MASK              0x2
#define _RCSTA_FERR_POSN              0x2
#define _RCSTA_FERR_POSITION          0x2
#define _RCSTA_FERR_SIZE              0x1
#define _RCSTA_FERR_LENGTH           0x1
#define _RCSTA_FERR_MASK              0x4
#define _RCSTA_ADDEN_POSN             0x3
#define _RCSTA_ADDEN_POSITION         0x3
#define _RCSTA_ADDEN_SIZE             0x1
#define _RCSTA_ADDEN_LENGTH          0x1
#define _RCSTA_ADDEN_MASK            0x8
#define _RCSTA_CREN_POSN              0x4
#define _RCSTA_CREN_POSITION          0x4
#define _RCSTA_CREN_SIZE              0x1
#define _RCSTA_CREN_LENGTH           0x1
#define _RCSTA_CREN_MASK             0x10
#define _RCSTA_SREN_POSN              0x5
#define _RCSTA_SREN_POSITION          0x5
#define _RCSTA_SREN_SIZE              0x1
#define _RCSTA_SREN_LENGTH           0x1
#define _RCSTA_SREN_MASK             0x20
#define _RCSTA_RX9_POSN               0x6
#define _RCSTA_RX9_POSITION           0x6
#define _RCSTA_RX9_SIZE               0x1
#define _RCSTA_RX9_LENGTH            0x1
#define _RCSTA_RX9_MASK              0x40
#define _RCSTA_SPEN_POSN              0x7
#define _RCSTA_SPEN_POSITION          0x7
#define _RCSTA_SPEN_SIZE              0x1
#define _RCSTA_SPEN_LENGTH           0x1
#define _RCSTA_SPEN_MASK             0x80
#define _RCSTA_RCD8_POSN              0x0
#define _RCSTA_RCD8_POSITION          0x0

```

```

#define _RCSTA_RCD8_SIZE           0x1
#define _RCSTA_RCD8_LENGTH        0x1
#define _RCSTA_RCD8_MASK          0x1
#define _RCSTA_RC9_POSN           0x6
#define _RCSTA_RC9_POSITION       0x6
#define _RCSTA_RC9_SIZE           0x1
#define _RCSTA_RC9_LENGTH        0x1
#define _RCSTA_RC9_MASK          0x40
#define _RCSTA_nRC8_POSN         0x6
#define _RCSTA_nRC8_POSITION      0x6
#define _RCSTA_nRC8_SIZE         0x1
#define _RCSTA_nRC8_LENGTH       0x1
#define _RCSTA_nRC8_MASK         0x40
#define _RCSTA_RC8_9_POSN        0x6
#define _RCSTA_RC8_9_POSITION     0x6
#define _RCSTA_RC8_9_SIZE        0x1
#define _RCSTA_RC8_9_LENGTH      0x1
#define _RCSTA_RC8_9_MASK        0x40

// Register: TXREG
extern volatile unsigned char      TXREG           @ 0x019;
#ifdef _LIB_BUILD
asm("TXREG equ 019h");
#endif

// Register: RCREG
extern volatile unsigned char      RCREG           @ 0x01A;
#ifdef _LIB_BUILD
asm("RCREG equ 01Ah");
#endif

// Register: CCPR2
extern volatile unsigned short     CCPR2           @ 0x01B;
#ifdef _LIB_BUILD
asm("CCPR2 equ 01Bh");
#endif

// Register: CCPR2L
extern volatile unsigned char      CCPR2L          @ 0x01B;
#ifdef _LIB_BUILD
asm("CCPR2L equ 01Bh");
#endif

// Register: CCPR2H
extern volatile unsigned char      CCPR2H          @ 0x01C;
#ifdef _LIB_BUILD
asm("CCPR2H equ 01Ch");
#endif

// Register: CCP2CON
extern volatile unsigned char      CCP2CON         @ 0x01D;
#ifdef _LIB_BUILD
asm("CCP2CON equ 01Dh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned CCP2M           :4;
        unsigned DC2B0           :1;
        unsigned DC2B1           :1;
    };
};

```

```

};
struct {
    unsigned CCP2M0           :1;
    unsigned CCP2M1           :1;
    unsigned CCP2M2           :1;
    unsigned CCP2M3           :1;
    unsigned CCP2Y            :1;
    unsigned CCP2X            :1;
};
} CCP2CONbits_t;
extern volatile CCP2CONbits_t CCP2CONbits @ 0x01D;
// bitfield macros
#define _CCP2CON_CCP2M_POSN           0x0
#define _CCP2CON_CCP2M_POSITION       0x0
#define _CCP2CON_CCP2M_SIZE          0x4
#define _CCP2CON_CCP2M_LENGTH        0x4
#define _CCP2CON_CCP2M_MASK          0xF
#define _CCP2CON_DC2B0_POSN          0x4
#define _CCP2CON_DC2B0_POSITION       0x4
#define _CCP2CON_DC2B0_SIZE          0x1
#define _CCP2CON_DC2B0_LENGTH        0x1
#define _CCP2CON_DC2B0_MASK          0x10
#define _CCP2CON_DC2B1_POSN          0x5
#define _CCP2CON_DC2B1_POSITION       0x5
#define _CCP2CON_DC2B1_SIZE          0x1
#define _CCP2CON_DC2B1_LENGTH        0x1
#define _CCP2CON_DC2B1_MASK          0x20
#define _CCP2CON_CCP2M0_POSN         0x0
#define _CCP2CON_CCP2M0_POSITION      0x0
#define _CCP2CON_CCP2M0_SIZE          0x1
#define _CCP2CON_CCP2M0_LENGTH        0x1
#define _CCP2CON_CCP2M0_MASK          0x1
#define _CCP2CON_CCP2M1_POSN         0x1
#define _CCP2CON_CCP2M1_POSITION      0x1
#define _CCP2CON_CCP2M1_SIZE          0x1
#define _CCP2CON_CCP2M1_LENGTH        0x1
#define _CCP2CON_CCP2M1_MASK          0x2
#define _CCP2CON_CCP2M2_POSN         0x2
#define _CCP2CON_CCP2M2_POSITION      0x2
#define _CCP2CON_CCP2M2_SIZE          0x1
#define _CCP2CON_CCP2M2_LENGTH        0x1
#define _CCP2CON_CCP2M2_MASK          0x4
#define _CCP2CON_CCP2M3_POSN         0x3
#define _CCP2CON_CCP2M3_POSITION      0x3
#define _CCP2CON_CCP2M3_SIZE          0x1
#define _CCP2CON_CCP2M3_LENGTH        0x1
#define _CCP2CON_CCP2M3_MASK          0x8
#define _CCP2CON_CCP2Y_POSN          0x4
#define _CCP2CON_CCP2Y_POSITION       0x4
#define _CCP2CON_CCP2Y_SIZE          0x1
#define _CCP2CON_CCP2Y_LENGTH        0x1
#define _CCP2CON_CCP2Y_MASK          0x10
#define _CCP2CON_CCP2X_POSN          0x5
#define _CCP2CON_CCP2X_POSITION       0x5
#define _CCP2CON_CCP2X_SIZE          0x1
#define _CCP2CON_CCP2X_LENGTH        0x1
#define _CCP2CON_CCP2X_MASK          0x20

// Register: ADRESH
extern volatile unsigned char          ADRESH @ 0x01E;

```

```

#ifndef _LIB_BUILD
asm("ADRESH equ 01Eh");
#endif

// Register: ADCON0
extern volatile unsigned char ADCON0 @ 0x01F;
#ifndef _LIB_BUILD
asm("ADCON0 equ 01Fh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned ADON :1;
        unsigned GO_nDONE :1;
        unsigned CHS :4;
        unsigned ADCS :2;
    };
    struct {
        unsigned :1;
        unsigned GO :1;
        unsigned CHS0 :1;
        unsigned CHS1 :1;
        unsigned CHS2 :1;
        unsigned CHS3 :1;
        unsigned ADCS0 :1;
        unsigned ADCS1 :1;
    };
    struct {
        unsigned :1;
        unsigned nDONE :1;
    };
    struct {
        unsigned :1;
        unsigned GO_DONE :1;
    };
} ADCON0bits_t;
extern volatile ADCON0bits_t ADCON0bits @ 0x01F;
// bitfield macros
#define _ADCON0_ADON_POSN 0x0
#define _ADCON0_ADON_POSITION 0x0
#define _ADCON0_ADON_SIZE 0x1
#define _ADCON0_ADON_LENGTH 0x1
#define _ADCON0_ADON_MASK 0x1
#define _ADCON0_GO_nDONE_POSN 0x1
#define _ADCON0_GO_nDONE_POSITION 0x1
#define _ADCON0_GO_nDONE_SIZE 0x1
#define _ADCON0_GO_nDONE_LENGTH 0x1
#define _ADCON0_GO_nDONE_MASK 0x2
#define _ADCON0_CHS_POSN 0x2
#define _ADCON0_CHS_POSITION 0x2
#define _ADCON0_CHS_SIZE 0x4
#define _ADCON0_CHS_LENGTH 0x4
#define _ADCON0_CHS_MASK 0x3C
#define _ADCON0_ADCS_POSN 0x6
#define _ADCON0_ADCS_POSITION 0x6
#define _ADCON0_ADCS_SIZE 0x2
#define _ADCON0_ADCS_LENGTH 0x2
#define _ADCON0_ADCS_MASK 0xC0
#define _ADCON0_GO_POSN 0x1
#define _ADCON0_GO_POSITION 0x1

```

```

#define _ADCON0_GO_SIZE                0x1
#define _ADCON0_GO_LENGTH              0x1
#define _ADCON0_GO_MASK                0x2
#define _ADCON0_CHS0_POSN              0x2
#define _ADCON0_CHS0_POSITION          0x2
#define _ADCON0_CHS0_SIZE              0x1
#define _ADCON0_CHS0_LENGTH            0x1
#define _ADCON0_CHS0_MASK              0x4
#define _ADCON0_CHS1_POSN              0x3
#define _ADCON0_CHS1_POSITION          0x3
#define _ADCON0_CHS1_SIZE              0x1
#define _ADCON0_CHS1_LENGTH            0x1
#define _ADCON0_CHS1_MASK              0x8
#define _ADCON0_CHS2_POSN              0x4
#define _ADCON0_CHS2_POSITION          0x4
#define _ADCON0_CHS2_SIZE              0x1
#define _ADCON0_CHS2_LENGTH            0x1
#define _ADCON0_CHS2_MASK              0x10
#define _ADCON0_CHS3_POSN              0x5
#define _ADCON0_CHS3_POSITION          0x5
#define _ADCON0_CHS3_SIZE              0x1
#define _ADCON0_CHS3_LENGTH            0x1
#define _ADCON0_CHS3_MASK              0x20
#define _ADCON0_ADCS0_POSN             0x6
#define _ADCON0_ADCS0_POSITION         0x6
#define _ADCON0_ADCS0_SIZE              0x1
#define _ADCON0_ADCS0_LENGTH            0x1
#define _ADCON0_ADCS0_MASK             0x40
#define _ADCON0_ADCS1_POSN             0x7
#define _ADCON0_ADCS1_POSITION         0x7
#define _ADCON0_ADCS1_SIZE              0x1
#define _ADCON0_ADCS1_LENGTH            0x1
#define _ADCON0_ADCS1_MASK             0x80
#define _ADCON0_nDONE_POSN             0x1
#define _ADCON0_nDONE_POSITION         0x1
#define _ADCON0_nDONE_SIZE              0x1
#define _ADCON0_nDONE_LENGTH            0x1
#define _ADCON0_nDONE_MASK             0x2
#define _ADCON0_GO_DONE_POSN           0x1
#define _ADCON0_GO_DONE_POSITION       0x1
#define _ADCON0_GO_DONE_SIZE           0x1
#define _ADCON0_GO_DONE_LENGTH         0x1
#define _ADCON0_GO_DONE_MASK           0x2

// Register: OPTION_REG
extern volatile unsigned char OPTION_REG @ 0x081;
#ifdef _LIB_BUILD
asm("OPTION_REG equ 081h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned PS           :3;
        unsigned PSA          :1;
        unsigned T0SE         :1;
        unsigned T0CS         :1;
        unsigned INTEDG       :1;
        unsigned nRBPU        :1;
    };
    struct {

```

```

        unsigned PS0           :1;
        unsigned PS1           :1;
        unsigned PS2           :1;
    };
} OPTION_REGbits_t;
extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x081;
// bitfield macros
#define _OPTION_REG_PS_POSN           0x0
#define _OPTION_REG_PS_POSITION      0x0
#define _OPTION_REG_PS_SIZE          0x3
#define _OPTION_REG_PS_LENGTH        0x3
#define _OPTION_REG_PS_MASK          0x7
#define _OPTION_REG_PSA_POSN         0x3
#define _OPTION_REG_PSA_POSITION     0x3
#define _OPTION_REG_PSA_SIZE         0x1
#define _OPTION_REG_PSA_LENGTH       0x1
#define _OPTION_REG_PSA_MASK         0x8
#define _OPTION_REG_T0SE_POSN        0x4
#define _OPTION_REG_T0SE_POSITION    0x4
#define _OPTION_REG_T0SE_SIZE        0x1
#define _OPTION_REG_T0SE_LENGTH      0x1
#define _OPTION_REG_T0SE_MASK        0x10
#define _OPTION_REG_T0CS_POSN        0x5
#define _OPTION_REG_T0CS_POSITION    0x5
#define _OPTION_REG_T0CS_SIZE        0x1
#define _OPTION_REG_T0CS_LENGTH      0x1
#define _OPTION_REG_T0CS_MASK        0x20
#define _OPTION_REG_INTEDG_POSN      0x6
#define _OPTION_REG_INTEDG_POSITION  0x6
#define _OPTION_REG_INTEDG_SIZE      0x1
#define _OPTION_REG_INTEDG_LENGTH    0x1
#define _OPTION_REG_INTEDG_MASK      0x40
#define _OPTION_REG_nRBPU_POSN       0x7
#define _OPTION_REG_nRBPU_POSITION   0x7
#define _OPTION_REG_nRBPU_SIZE       0x1
#define _OPTION_REG_nRBPU_LENGTH     0x1
#define _OPTION_REG_nRBPU_MASK       0x80
#define _OPTION_REG_PS0_POSN         0x0
#define _OPTION_REG_PS0_POSITION     0x0
#define _OPTION_REG_PS0_SIZE         0x1
#define _OPTION_REG_PS0_LENGTH       0x1
#define _OPTION_REG_PS0_MASK         0x1
#define _OPTION_REG_PS1_POSN         0x1
#define _OPTION_REG_PS1_POSITION     0x1
#define _OPTION_REG_PS1_SIZE         0x1
#define _OPTION_REG_PS1_LENGTH       0x1
#define _OPTION_REG_PS1_MASK         0x2
#define _OPTION_REG_PS2_POSN         0x2
#define _OPTION_REG_PS2_POSITION     0x2
#define _OPTION_REG_PS2_SIZE         0x1
#define _OPTION_REG_PS2_LENGTH       0x1
#define _OPTION_REG_PS2_MASK         0x4

// Register: TRISA
extern volatile unsigned char TRISA @ 0x085;
#ifdef _LIB_BUILD
asm("TRISA equ 085h");
#endif
// bitfield definitions
typedef union {

```

```

    struct {
        unsigned TRISA0           :1;
        unsigned TRISA1           :1;
        unsigned TRISA2           :1;
        unsigned TRISA3           :1;
        unsigned TRISA4           :1;
        unsigned TRISA5           :1;
        unsigned TRISA6           :1;
        unsigned TRISA7           :1;
    };
} TRISAbits_t;
extern volatile TRISAbits_t TRISAbits @ 0x085;
// bitfield macros
#define _TRISA_TRISA0_POSN      0x0
#define _TRISA_TRISA0_POSITION 0x0
#define _TRISA_TRISA0_SIZE      0x1
#define _TRISA_TRISA0_LENGTH   0x1
#define _TRISA_TRISA0_MASK     0x1
#define _TRISA_TRISA1_POSN      0x1
#define _TRISA_TRISA1_POSITION 0x1
#define _TRISA_TRISA1_SIZE      0x1
#define _TRISA_TRISA1_LENGTH   0x1
#define _TRISA_TRISA1_MASK     0x2
#define _TRISA_TRISA2_POSN      0x2
#define _TRISA_TRISA2_POSITION 0x2
#define _TRISA_TRISA2_SIZE      0x1
#define _TRISA_TRISA2_LENGTH   0x1
#define _TRISA_TRISA2_MASK     0x4
#define _TRISA_TRISA3_POSN      0x3
#define _TRISA_TRISA3_POSITION 0x3
#define _TRISA_TRISA3_SIZE      0x1
#define _TRISA_TRISA3_LENGTH   0x1
#define _TRISA_TRISA3_MASK     0x8
#define _TRISA_TRISA4_POSN      0x4
#define _TRISA_TRISA4_POSITION 0x4
#define _TRISA_TRISA4_SIZE      0x1
#define _TRISA_TRISA4_LENGTH   0x1
#define _TRISA_TRISA4_MASK     0x10
#define _TRISA_TRISA5_POSN      0x5
#define _TRISA_TRISA5_POSITION 0x5
#define _TRISA_TRISA5_SIZE      0x1
#define _TRISA_TRISA5_LENGTH   0x1
#define _TRISA_TRISA5_MASK     0x20
#define _TRISA_TRISA6_POSN      0x6
#define _TRISA_TRISA6_POSITION 0x6
#define _TRISA_TRISA6_SIZE      0x1
#define _TRISA_TRISA6_LENGTH   0x1
#define _TRISA_TRISA6_MASK     0x40
#define _TRISA_TRISA7_POSN      0x7
#define _TRISA_TRISA7_POSITION 0x7
#define _TRISA_TRISA7_SIZE      0x1
#define _TRISA_TRISA7_LENGTH   0x1
#define _TRISA_TRISA7_MASK     0x80

// Register: TRISB
extern volatile unsigned char TRISB @ 0x086;
#ifdef _LIB_BUILD
asm("TRISB equ 086h");
#endif
// bitfield definitions

```



```

typedef union {
    struct {
        unsigned TRISB0      :1;
        unsigned TRISB1      :1;
        unsigned TRISB2      :1;
        unsigned TRISB3      :1;
        unsigned TRISB4      :1;
        unsigned TRISB5      :1;
        unsigned TRISB6      :1;
        unsigned TRISB7      :1;
    };
} TRISBbits_t;
extern volatile TRISBbits_t TRISBbits @ 0x086;
// bitfield macros
#define _TRISB_TRISB0_POSN      0x0
#define _TRISB_TRISB0_POSITION 0x0
#define _TRISB_TRISB0_SIZE     0x1
#define _TRISB_TRISB0_LENGTH   0x1
#define _TRISB_TRISB0_MASK     0x1
#define _TRISB_TRISB1_POSN      0x1
#define _TRISB_TRISB1_POSITION 0x1
#define _TRISB_TRISB1_SIZE     0x1
#define _TRISB_TRISB1_LENGTH   0x1
#define _TRISB_TRISB1_MASK     0x2
#define _TRISB_TRISB2_POSN      0x2
#define _TRISB_TRISB2_POSITION 0x2
#define _TRISB_TRISB2_SIZE     0x1
#define _TRISB_TRISB2_LENGTH   0x1
#define _TRISB_TRISB2_MASK     0x4
#define _TRISB_TRISB3_POSN      0x3
#define _TRISB_TRISB3_POSITION 0x3
#define _TRISB_TRISB3_SIZE     0x1
#define _TRISB_TRISB3_LENGTH   0x1
#define _TRISB_TRISB3_MASK     0x8
#define _TRISB_TRISB4_POSN      0x4
#define _TRISB_TRISB4_POSITION 0x4
#define _TRISB_TRISB4_SIZE     0x1
#define _TRISB_TRISB4_LENGTH   0x1
#define _TRISB_TRISB4_MASK     0x10
#define _TRISB_TRISB5_POSN      0x5
#define _TRISB_TRISB5_POSITION 0x5
#define _TRISB_TRISB5_SIZE     0x1
#define _TRISB_TRISB5_LENGTH   0x1
#define _TRISB_TRISB5_MASK     0x20
#define _TRISB_TRISB6_POSN      0x6
#define _TRISB_TRISB6_POSITION 0x6
#define _TRISB_TRISB6_SIZE     0x1
#define _TRISB_TRISB6_LENGTH   0x1
#define _TRISB_TRISB6_MASK     0x40
#define _TRISB_TRISB7_POSN      0x7
#define _TRISB_TRISB7_POSITION 0x7
#define _TRISB_TRISB7_SIZE     0x1
#define _TRISB_TRISB7_LENGTH   0x1
#define _TRISB_TRISB7_MASK     0x80

// Register: TRISC
extern volatile unsigned char TRISC @ 0x087;
#ifdef _LIB_BUILD
asm("TRISC equ 087h");
#endif

```



```

// bitfield definitions
typedef union {
    struct {
        unsigned TRISC0           :1;
        unsigned TRISC1           :1;
        unsigned TRISC2           :1;
        unsigned TRISC3           :1;
        unsigned TRISC4           :1;
        unsigned TRISC5           :1;
        unsigned TRISC6           :1;
        unsigned TRISC7           :1;
    };
} TRISCbits_t;
extern volatile TRISCbits_t TRISCbits @ 0x087;
// bitfield macros
#define _TRISC_TRISC0_POSN           0x0
#define _TRISC_TRISC0_POSITION      0x0
#define _TRISC_TRISC0_SIZE          0x1
#define _TRISC_TRISC0_LENGTH        0x1
#define _TRISC_TRISC0_MASK          0x1
#define _TRISC_TRISC1_POSN           0x1
#define _TRISC_TRISC1_POSITION      0x1
#define _TRISC_TRISC1_SIZE          0x1
#define _TRISC_TRISC1_LENGTH        0x1
#define _TRISC_TRISC1_MASK          0x2
#define _TRISC_TRISC2_POSN           0x2
#define _TRISC_TRISC2_POSITION      0x2
#define _TRISC_TRISC2_SIZE          0x1
#define _TRISC_TRISC2_LENGTH        0x1
#define _TRISC_TRISC2_MASK          0x4
#define _TRISC_TRISC3_POSN           0x3
#define _TRISC_TRISC3_POSITION      0x3
#define _TRISC_TRISC3_SIZE          0x1
#define _TRISC_TRISC3_LENGTH        0x1
#define _TRISC_TRISC3_MASK          0x8
#define _TRISC_TRISC4_POSN           0x4
#define _TRISC_TRISC4_POSITION      0x4
#define _TRISC_TRISC4_SIZE          0x1
#define _TRISC_TRISC4_LENGTH        0x1
#define _TRISC_TRISC4_MASK          0x10
#define _TRISC_TRISC5_POSN           0x5
#define _TRISC_TRISC5_POSITION      0x5
#define _TRISC_TRISC5_SIZE          0x1
#define _TRISC_TRISC5_LENGTH        0x1
#define _TRISC_TRISC5_MASK          0x20
#define _TRISC_TRISC6_POSN           0x6
#define _TRISC_TRISC6_POSITION      0x6
#define _TRISC_TRISC6_SIZE          0x1
#define _TRISC_TRISC6_LENGTH        0x1
#define _TRISC_TRISC6_MASK          0x40
#define _TRISC_TRISC7_POSN           0x7
#define _TRISC_TRISC7_POSITION      0x7
#define _TRISC_TRISC7_SIZE          0x1
#define _TRISC_TRISC7_LENGTH        0x1
#define _TRISC_TRISC7_MASK          0x80

// Register: TRISE
extern volatile unsigned char TRISE @ 0x089;
#ifdef _LIB_BUILD
asm("TRISE equ 089h");

```

```

#endif
// bitfield definitions
typedef union {
    struct {
        unsigned                :3;
        unsigned TRISE3        :1;
    };
} TRISEbits_t;
extern volatile TRISEbits_t TRISEbits @ 0x089;
// bitfield macros
#define _TRISE_TRISE3_POSN      0x3
#define _TRISE_TRISE3_POSITION 0x3
#define _TRISE_TRISE3_SIZE      0x1
#define _TRISE_TRISE3_LENGTH    0x1
#define _TRISE_TRISE3_MASK      0x8

// Register: PIE1
extern volatile unsigned char    PIE1 @ 0x08C;
#ifndef _LIB_BUILD
asm("PIE1 equ 08Ch");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned TMR1IE        :1;
        unsigned TMR2IE        :1;
        unsigned CCP1IE        :1;
        unsigned SSPIE         :1;
        unsigned TXIE          :1;
        unsigned RCIE          :1;
        unsigned ADIE          :1;
    };
} PIE1bits_t;
extern volatile PIE1bits_t PIE1bits @ 0x08C;
// bitfield macros
#define _PIE1_TMR1IE_POSN      0x0
#define _PIE1_TMR1IE_POSITION 0x0
#define _PIE1_TMR1IE_SIZE      0x1
#define _PIE1_TMR1IE_LENGTH    0x1
#define _PIE1_TMR1IE_MASK      0x1
#define _PIE1_TMR2IE_POSN      0x1
#define _PIE1_TMR2IE_POSITION 0x1
#define _PIE1_TMR2IE_SIZE      0x1
#define _PIE1_TMR2IE_LENGTH    0x1
#define _PIE1_TMR2IE_MASK      0x2
#define _PIE1_CCP1IE_POSN      0x2
#define _PIE1_CCP1IE_POSITION 0x2
#define _PIE1_CCP1IE_SIZE      0x1
#define _PIE1_CCP1IE_LENGTH    0x1
#define _PIE1_CCP1IE_MASK      0x4
#define _PIE1_SSPIE_POSN       0x3
#define _PIE1_SSPIE_POSITION   0x3
#define _PIE1_SSPIE_SIZE       0x1
#define _PIE1_SSPIE_LENGTH     0x1
#define _PIE1_SSPIE_MASK       0x8
#define _PIE1_TXIE_POSN        0x4
#define _PIE1_TXIE_POSITION    0x4
#define _PIE1_TXIE_SIZE        0x1
#define _PIE1_TXIE_LENGTH      0x1
#define _PIE1_TXIE_MASK        0x10

```

```

#define _PIE1_RCIE_POSN                0x5
#define _PIE1_RCIE_POSITION            0x5
#define _PIE1_RCIE_SIZE                0x1
#define _PIE1_RCIE_LENGTH              0x1
#define _PIE1_RCIE_MASK                0x20
#define _PIE1_ADIE_POSN                0x6
#define _PIE1_ADIE_POSITION            0x6
#define _PIE1_ADIE_SIZE                0x1
#define _PIE1_ADIE_LENGTH              0x1
#define _PIE1_ADIE_MASK                0x40

// Register: PIE2
extern volatile unsigned char          PIE2                @ 0x08D;
#ifdef _LIB_BUILD
asm("PIE2 equ 08Dh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned CCP2IE                :1;
        unsigned                               :1;
        unsigned ULPWUIE                :1;
        unsigned BCLIE                  :1;
        unsigned EEIE                    :1;
        unsigned C1IE                    :1;
        unsigned C2IE                    :1;
        unsigned OSFIE                   :1;
    };
} PIE2bits_t;
extern volatile PIE2bits_t PIE2bits @ 0x08D;
// bitfield macros
#define _PIE2_CCP2IE_POSN                0x0
#define _PIE2_CCP2IE_POSITION            0x0
#define _PIE2_CCP2IE_SIZE                0x1
#define _PIE2_CCP2IE_LENGTH              0x1
#define _PIE2_CCP2IE_MASK                0x1
#define _PIE2_ULPWUIE_POSN              0x2
#define _PIE2_ULPWUIE_POSITION            0x2
#define _PIE2_ULPWUIE_SIZE                0x1
#define _PIE2_ULPWUIE_LENGTH              0x1
#define _PIE2_ULPWUIE_MASK                0x4
#define _PIE2_BCLIE_POSN                0x3
#define _PIE2_BCLIE_POSITION            0x3
#define _PIE2_BCLIE_SIZE                  0x1
#define _PIE2_BCLIE_LENGTH                0x1
#define _PIE2_BCLIE_MASK                  0x8
#define _PIE2_EEIE_POSN                  0x4
#define _PIE2_EEIE_POSITION              0x4
#define _PIE2_EEIE_SIZE                    0x1
#define _PIE2_EEIE_LENGTH                  0x1
#define _PIE2_EEIE_MASK                    0x10
#define _PIE2_C1IE_POSN                  0x5
#define _PIE2_C1IE_POSITION              0x5
#define _PIE2_C1IE_SIZE                    0x1
#define _PIE2_C1IE_LENGTH                  0x1
#define _PIE2_C1IE_MASK                    0x20
#define _PIE2_C2IE_POSN                  0x6
#define _PIE2_C2IE_POSITION              0x6
#define _PIE2_C2IE_SIZE                    0x1
#define _PIE2_C2IE_LENGTH                  0x1

```

```

#define _PIE2_C2IE_MASK                0x40
#define _PIE2_OSFIE_POSN              0x7
#define _PIE2_OSFIE_POSITION          0x7
#define _PIE2_OSFIE_SIZE              0x1
#define _PIE2_OSFIE_LENGTH            0x1
#define _PIE2_OSFIE_MASK              0x80

// Register: PCON
extern volatile unsigned char          PCON                @ 0x08E;
#ifdef _LIB_BUILD
asm("PCON equ 08Eh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned nBOR                :1;
        unsigned nPOR                :1;
        unsigned          :2;
        unsigned SBOREN              :1;
        unsigned ULPWUE              :1;
    };
    struct {
        unsigned nBO                :1;
    };
} PCONbits_t;
extern volatile PCONbits_t PCONbits @ 0x08E;
// bitfield macros
#define _PCON_nBOR_POSN                0x0
#define _PCON_nBOR_POSITION            0x0
#define _PCON_nBOR_SIZE                0x1
#define _PCON_nBOR_LENGTH              0x1
#define _PCON_nBOR_MASK                0x1
#define _PCON_nPOR_POSN                0x1
#define _PCON_nPOR_POSITION            0x1
#define _PCON_nPOR_SIZE                0x1
#define _PCON_nPOR_LENGTH              0x1
#define _PCON_nPOR_MASK                0x2
#define _PCON_SBOREN_POSN              0x4
#define _PCON_SBOREN_POSITION          0x4
#define _PCON_SBOREN_SIZE              0x1
#define _PCON_SBOREN_LENGTH            0x1
#define _PCON_SBOREN_MASK              0x10
#define _PCON_ULPWUE_POSN              0x5
#define _PCON_ULPWUE_POSITION          0x5
#define _PCON_ULPWUE_SIZE              0x1
#define _PCON_ULPWUE_LENGTH            0x1
#define _PCON_ULPWUE_MASK              0x20
#define _PCON_nBO_POSN                 0x0
#define _PCON_nBO_POSITION              0x0
#define _PCON_nBO_SIZE                  0x1
#define _PCON_nBO_LENGTH                0x1
#define _PCON_nBO_MASK                  0x1

// Register: OSCCON
extern volatile unsigned char          OSCCON              @ 0x08F;
#ifdef _LIB_BUILD
asm("OSCCON equ 08Fh");
#endif
// bitfield definitions
typedef union {

```

```

    struct {
        unsigned SCS           :1;
        unsigned LTS           :1;
        unsigned HTS           :1;
        unsigned OSTS          :1;
        unsigned IRCF          :3;
    };
    struct {
        unsigned               :4;
        unsigned IRCF0         :1;
        unsigned IRCF1         :1;
        unsigned IRCF2         :1;
    };
} OSCCONbits_t;
extern volatile OSCCONbits_t OSCCONbits @ 0x08F;
// bitfield macros
#define _OSCCON_SCS_POSN      0x0
#define _OSCCON_SCS_POSITION 0x0
#define _OSCCON_SCS_SIZE     0x1
#define _OSCCON_SCS_LENGTH   0x1
#define _OSCCON_SCS_MASK     0x1
#define _OSCCON_LTS_POSN     0x1
#define _OSCCON_LTS_POSITION 0x1
#define _OSCCON_LTS_SIZE     0x1
#define _OSCCON_LTS_LENGTH   0x1
#define _OSCCON_LTS_MASK     0x2
#define _OSCCON-HTS_POSN     0x2
#define _OSCCON-HTS_POSITION 0x2
#define _OSCCON-HTS_SIZE     0x1
#define _OSCCON-HTS_LENGTH   0x1
#define _OSCCON-HTS_MASK     0x4
#define _OSCCON-OSTS_POSN    0x3
#define _OSCCON-OSTS_POSITION 0x3
#define _OSCCON-OSTS_SIZE     0x1
#define _OSCCON-OSTS_LENGTH   0x1
#define _OSCCON-OSTS_MASK     0x8
#define _OSCCON-IRCF_POSN    0x4
#define _OSCCON-IRCF_POSITION 0x4
#define _OSCCON-IRCF_SIZE     0x3
#define _OSCCON-IRCF_LENGTH   0x3
#define _OSCCON-IRCF_MASK     0x70
#define _OSCCON-IRCF0_POSN   0x4
#define _OSCCON-IRCF0_POSITION 0x4
#define _OSCCON-IRCF0_SIZE     0x1
#define _OSCCON-IRCF0_LENGTH   0x1
#define _OSCCON-IRCF0_MASK     0x10
#define _OSCCON-IRCF1_POSN   0x5
#define _OSCCON-IRCF1_POSITION 0x5
#define _OSCCON-IRCF1_SIZE     0x1
#define _OSCCON-IRCF1_LENGTH   0x1
#define _OSCCON-IRCF1_MASK     0x20
#define _OSCCON-IRCF2_POSN   0x6
#define _OSCCON-IRCF2_POSITION 0x6
#define _OSCCON-IRCF2_SIZE     0x1
#define _OSCCON-IRCF2_LENGTH   0x1
#define _OSCCON-IRCF2_MASK     0x40

// Register: OSCTUNE
extern volatile unsigned char OSCTUNE @ 0x090;
#ifdef _LIB_BUILD

```

```

asm("OSCTUNE equ 090h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned TUN                :5;
    };
    struct {
        unsigned TUN0                :1;
        unsigned TUN1                :1;
        unsigned TUN2                :1;
        unsigned TUN3                :1;
        unsigned TUN4                :1;
    };
} OSCTUNEbits_t;
extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x090;
// bitfield macros
#define _OSCTUNE_TUN_POSN                0x0
#define _OSCTUNE_TUN_POSITION            0x0
#define _OSCTUNE_TUN_SIZE                0x5
#define _OSCTUNE_TUN_LENGTH              0x5
#define _OSCTUNE_TUN_MASK                0x1F
#define _OSCTUNE_TUN0_POSN              0x0
#define _OSCTUNE_TUN0_POSITION            0x0
#define _OSCTUNE_TUN0_SIZE                0x1
#define _OSCTUNE_TUN0_LENGTH              0x1
#define _OSCTUNE_TUN0_MASK                0x1
#define _OSCTUNE_TUN1_POSN              0x1
#define _OSCTUNE_TUN1_POSITION            0x1
#define _OSCTUNE_TUN1_SIZE                0x1
#define _OSCTUNE_TUN1_LENGTH              0x1
#define _OSCTUNE_TUN1_MASK                0x2
#define _OSCTUNE_TUN2_POSN              0x2
#define _OSCTUNE_TUN2_POSITION            0x2
#define _OSCTUNE_TUN2_SIZE                0x1
#define _OSCTUNE_TUN2_LENGTH              0x1
#define _OSCTUNE_TUN2_MASK                0x4
#define _OSCTUNE_TUN3_POSN              0x3
#define _OSCTUNE_TUN3_POSITION            0x3
#define _OSCTUNE_TUN3_SIZE                0x1
#define _OSCTUNE_TUN3_LENGTH              0x1
#define _OSCTUNE_TUN3_MASK                0x8
#define _OSCTUNE_TUN4_POSN              0x4
#define _OSCTUNE_TUN4_POSITION            0x4
#define _OSCTUNE_TUN4_SIZE                0x1
#define _OSCTUNE_TUN4_LENGTH              0x1
#define _OSCTUNE_TUN4_MASK                0x10

// Register: SSPCON2
extern volatile unsigned char SSPCON2 @ 0x091;
#ifdef _LIB_BUILD
asm("SSPCON2 equ 091h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned SEN                :1;
        unsigned RSEN                :1;
        unsigned PEN                :1;
        unsigned RCEN                :1;
    };

```

```

        unsigned ACKEN           :1;
        unsigned ACKDT           :1;
        unsigned ACKSTAT         :1;
        unsigned GCEN            :1;
    };
} SSPCON2bits_t;
extern volatile SSPCON2bits_t SSPCON2bits @ 0x091;
// bitfield macros
#define _SSPCON2_SEN_POSN        0x0
#define _SSPCON2_SEN_POSITION    0x0
#define _SSPCON2_SEN_SIZE        0x1
#define _SSPCON2_SEN_LENGTH      0x1
#define _SSPCON2_SEN_MASK        0x1
#define _SSPCON2_RSEN_POSN       0x1
#define _SSPCON2_RSEN_POSITION    0x1
#define _SSPCON2_RSEN_SIZE        0x1
#define _SSPCON2_RSEN_LENGTH      0x1
#define _SSPCON2_RSEN_MASK        0x2
#define _SSPCON2_PEN_POSN        0x2
#define _SSPCON2_PEN_POSITION    0x2
#define _SSPCON2_PEN_SIZE        0x1
#define _SSPCON2_PEN_LENGTH      0x1
#define _SSPCON2_PEN_MASK        0x4
#define _SSPCON2_RCEN_POSN       0x3
#define _SSPCON2_RCEN_POSITION    0x3
#define _SSPCON2_RCEN_SIZE        0x1
#define _SSPCON2_RCEN_LENGTH      0x1
#define _SSPCON2_RCEN_MASK        0x8
#define _SSPCON2_ACKEN_POSN      0x4
#define _SSPCON2_ACKEN_POSITION    0x4
#define _SSPCON2_ACKEN_SIZE        0x1
#define _SSPCON2_ACKEN_LENGTH      0x1
#define _SSPCON2_ACKEN_MASK        0x10
#define _SSPCON2_ACKDT_POSN      0x5
#define _SSPCON2_ACKDT_POSITION    0x5
#define _SSPCON2_ACKDT_SIZE        0x1
#define _SSPCON2_ACKDT_LENGTH      0x1
#define _SSPCON2_ACKDT_MASK        0x20
#define _SSPCON2_ACKSTAT_POSN    0x6
#define _SSPCON2_ACKSTAT_POSITION  0x6
#define _SSPCON2_ACKSTAT_SIZE      0x1
#define _SSPCON2_ACKSTAT_LENGTH    0x1
#define _SSPCON2_ACKSTAT_MASK      0x40
#define _SSPCON2_GCEN_POSN       0x7
#define _SSPCON2_GCEN_POSITION    0x7
#define _SSPCON2_GCEN_SIZE        0x1
#define _SSPCON2_GCEN_LENGTH      0x1
#define _SSPCON2_GCEN_MASK        0x80

// Register: PR2
extern volatile unsigned char PR2 @ 0x092;
#ifndef _LIB_BUILD
asm("PR2 equ 092h");
#endif

// Register: SSPADD
extern volatile unsigned char SSPADD @ 0x093;
#ifndef _LIB_BUILD
asm("SSPADD equ 093h");
#endif

```



```

// Register: SSPMSK
extern volatile unsigned char          SSPMSK          @ 0x093;
#ifdef _LIB_BUILD
asm("SSPMSK equ 093h");
#endif
// aliases
extern volatile unsigned char          MSK             @ 0x093;
#ifdef _LIB_BUILD
asm("MSK equ 093h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned MSK0          :1;
        unsigned MSK1          :1;
        unsigned MSK2          :1;
        unsigned MSK3          :1;
        unsigned MSK4          :1;
        unsigned MSK5          :1;
        unsigned MSK6          :1;
        unsigned MSK7          :1;
    };
} SSPMSKbits_t;
extern volatile SSPMSKbits_t SSPMSKbits @ 0x093;
// bitfield macros
#define _SSPMSK_MSK0_POSN          0x0
#define _SSPMSK_MSK0_POSITION      0x0
#define _SSPMSK_MSK0_SIZE          0x1
#define _SSPMSK_MSK0_LENGTH       0x1
#define _SSPMSK_MSK0_MASK         0x1
#define _SSPMSK_MSK1_POSN          0x1
#define _SSPMSK_MSK1_POSITION      0x1
#define _SSPMSK_MSK1_SIZE          0x1
#define _SSPMSK_MSK1_LENGTH       0x1
#define _SSPMSK_MSK1_MASK         0x2
#define _SSPMSK_MSK2_POSN          0x2
#define _SSPMSK_MSK2_POSITION      0x2
#define _SSPMSK_MSK2_SIZE          0x1
#define _SSPMSK_MSK2_LENGTH       0x1
#define _SSPMSK_MSK2_MASK         0x4
#define _SSPMSK_MSK3_POSN          0x3
#define _SSPMSK_MSK3_POSITION      0x3
#define _SSPMSK_MSK3_SIZE          0x1
#define _SSPMSK_MSK3_LENGTH       0x1
#define _SSPMSK_MSK3_MASK         0x8
#define _SSPMSK_MSK4_POSN          0x4
#define _SSPMSK_MSK4_POSITION      0x4
#define _SSPMSK_MSK4_SIZE          0x1
#define _SSPMSK_MSK4_LENGTH       0x1
#define _SSPMSK_MSK4_MASK         0x10
#define _SSPMSK_MSK5_POSN          0x5
#define _SSPMSK_MSK5_POSITION      0x5
#define _SSPMSK_MSK5_SIZE          0x1
#define _SSPMSK_MSK5_LENGTH       0x1
#define _SSPMSK_MSK5_MASK         0x20
#define _SSPMSK_MSK6_POSN          0x6
#define _SSPMSK_MSK6_POSITION      0x6
#define _SSPMSK_MSK6_SIZE          0x1
#define _SSPMSK_MSK6_LENGTH       0x1

```



```

#define _SSPMSK_MSK6_MASK                0x40
#define _SSPMSK_MSK7_POSN                0x7
#define _SSPMSK_MSK7_POSITION            0x7
#define _SSPMSK_MSK7_SIZE                0x1
#define _SSPMSK_MSK7_LENGTH              0x1
#define _SSPMSK_MSK7_MASK                0x80
// alias bitfield definitions
typedef union {
    struct {
        unsigned MSK0                :1;
        unsigned MSK1                :1;
        unsigned MSK2                :1;
        unsigned MSK3                :1;
        unsigned MSK4                :1;
        unsigned MSK5                :1;
        unsigned MSK6                :1;
        unsigned MSK7                :1;
    };
} MSKbits_t;
extern volatile MSKbits_t MSKbits @ 0x093;
// bitfield macros
#define _MSK_MSK0_POSN                    0x0
#define _MSK_MSK0_POSITION                0x0
#define _MSK_MSK0_SIZE                    0x1
#define _MSK_MSK0_LENGTH                  0x1
#define _MSK_MSK0_MASK                    0x1
#define _MSK_MSK1_POSN                    0x1
#define _MSK_MSK1_POSITION                0x1
#define _MSK_MSK1_SIZE                    0x1
#define _MSK_MSK1_LENGTH                  0x1
#define _MSK_MSK1_MASK                    0x2
#define _MSK_MSK2_POSN                    0x2
#define _MSK_MSK2_POSITION                0x2
#define _MSK_MSK2_SIZE                    0x1
#define _MSK_MSK2_LENGTH                  0x1
#define _MSK_MSK2_MASK                    0x4
#define _MSK_MSK3_POSN                    0x3
#define _MSK_MSK3_POSITION                0x3
#define _MSK_MSK3_SIZE                    0x1
#define _MSK_MSK3_LENGTH                  0x1
#define _MSK_MSK3_MASK                    0x8
#define _MSK_MSK4_POSN                    0x4
#define _MSK_MSK4_POSITION                0x4
#define _MSK_MSK4_SIZE                    0x1
#define _MSK_MSK4_LENGTH                  0x1
#define _MSK_MSK4_MASK                    0x10
#define _MSK_MSK5_POSN                    0x5
#define _MSK_MSK5_POSITION                0x5
#define _MSK_MSK5_SIZE                    0x1
#define _MSK_MSK5_LENGTH                  0x1
#define _MSK_MSK5_MASK                    0x20
#define _MSK_MSK6_POSN                    0x6
#define _MSK_MSK6_POSITION                0x6
#define _MSK_MSK6_SIZE                    0x1
#define _MSK_MSK6_LENGTH                  0x1
#define _MSK_MSK6_MASK                    0x40
#define _MSK_MSK7_POSN                    0x7
#define _MSK_MSK7_POSITION                0x7
#define _MSK_MSK7_SIZE                    0x1
#define _MSK_MSK7_LENGTH                  0x1

```

```

#define _MSK_MSK7_MASK                                0x80

// Register: SSPSTAT
extern volatile unsigned char                        SSPSTAT @ 0x094;
#ifdef _LIB_BUILD
asm("SSPSTAT equ 094h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned BF                :1;
        unsigned UA                :1;
        unsigned R_nW              :1;
        unsigned S                 :1;
        unsigned P                 :1;
        unsigned D_nA              :1;
        unsigned CKE               :1;
        unsigned SMP               :1;
    };
    struct {
        unsigned                :2;
        unsigned R              :1;
        unsigned                :2;
        unsigned D              :1;
    };
    struct {
        unsigned                :2;
        unsigned I2C_READ       :1;
        unsigned I2C_START     :1;
        unsigned I2C_STOP      :1;
        unsigned I2C_DATA      :1;
    };
    struct {
        unsigned                :2;
        unsigned nW             :1;
        unsigned                :2;
        unsigned nA            :1;
    };
    struct {
        unsigned                :2;
        unsigned nWRITE        :1;
        unsigned                :2;
        unsigned nADDRESS      :1;
    };
    struct {
        unsigned                :2;
        unsigned R_W           :1;
        unsigned                :2;
        unsigned D_A           :1;
    };
    struct {
        unsigned                :2;
        unsigned READ_WRITE    :1;
        unsigned                :2;
        unsigned DATA_ADDRESS :1;
    };
} SSPSTATbits_t;
extern volatile SSPSTATbits_t SSPSTATbits @ 0x094;
// bitfield macros
#define _SSPSTAT_BF_POSN                                0x0

```

```
#define _SSPSTAT_BF_POSITION 0x0
#define _SSPSTAT_BF_SIZE 0x1
#define _SSPSTAT_BF_LENGTH 0x1
#define _SSPSTAT_BF_MASK 0x1
#define _SSPSTAT_UA_POSN 0x1
#define _SSPSTAT_UA_POSITION 0x1
#define _SSPSTAT_UA_SIZE 0x1
#define _SSPSTAT_UA_LENGTH 0x1
#define _SSPSTAT_UA_MASK 0x2
#define _SSPSTAT_R_nW_POSN 0x2
#define _SSPSTAT_R_nW_POSITION 0x2
#define _SSPSTAT_R_nW_SIZE 0x1
#define _SSPSTAT_R_nW_LENGTH 0x1
#define _SSPSTAT_R_nW_MASK 0x4
#define _SSPSTAT_S_POSN 0x3
#define _SSPSTAT_S_POSITION 0x3
#define _SSPSTAT_S_SIZE 0x1
#define _SSPSTAT_S_LENGTH 0x1
#define _SSPSTAT_S_MASK 0x8
#define _SSPSTAT_P_POSN 0x4
#define _SSPSTAT_P_POSITION 0x4
#define _SSPSTAT_P_SIZE 0x1
#define _SSPSTAT_P_LENGTH 0x1
#define _SSPSTAT_P_MASK 0x10
#define _SSPSTAT_D_nA_POSN 0x5
#define _SSPSTAT_D_nA_POSITION 0x5
#define _SSPSTAT_D_nA_SIZE 0x1
#define _SSPSTAT_D_nA_LENGTH 0x1
#define _SSPSTAT_D_nA_MASK 0x20
#define _SSPSTAT_CKE_POSN 0x6
#define _SSPSTAT_CKE_POSITION 0x6
#define _SSPSTAT_CKE_SIZE 0x1
#define _SSPSTAT_CKE_LENGTH 0x1
#define _SSPSTAT_CKE_MASK 0x40
#define _SSPSTAT_SMP_POSN 0x7
#define _SSPSTAT_SMP_POSITION 0x7
#define _SSPSTAT_SMP_SIZE 0x1
#define _SSPSTAT_SMP_LENGTH 0x1
#define _SSPSTAT_SMP_MASK 0x80
#define _SSPSTAT_R_POSN 0x2
#define _SSPSTAT_R_POSITION 0x2
#define _SSPSTAT_R_SIZE 0x1
#define _SSPSTAT_R_LENGTH 0x1
#define _SSPSTAT_R_MASK 0x4
#define _SSPSTAT_D_POSN 0x5
#define _SSPSTAT_D_POSITION 0x5
#define _SSPSTAT_D_SIZE 0x1
#define _SSPSTAT_D_LENGTH 0x1
#define _SSPSTAT_D_MASK 0x20
#define _SSPSTAT_I2C_READ_POSN 0x2
#define _SSPSTAT_I2C_READ_POSITION 0x2
#define _SSPSTAT_I2C_READ_SIZE 0x1
#define _SSPSTAT_I2C_READ_LENGTH 0x1
#define _SSPSTAT_I2C_READ_MASK 0x4
#define _SSPSTAT_I2C_START_POSN 0x3
#define _SSPSTAT_I2C_START_POSITION 0x3
#define _SSPSTAT_I2C_START_SIZE 0x1
#define _SSPSTAT_I2C_START_LENGTH 0x1
#define _SSPSTAT_I2C_START_MASK 0x8
#define _SSPSTAT_I2C_STOP_POSN 0x4
```

```

#define _SSPSTAT_I2C_STOP_POSITION          0x4
#define _SSPSTAT_I2C_STOP_SIZE             0x1
#define _SSPSTAT_I2C_STOP_LENGTH          0x1
#define _SSPSTAT_I2C_STOP_MASK            0x10
#define _SSPSTAT_I2C_DATA_POSN            0x5
#define _SSPSTAT_I2C_DATA_POSITION        0x5
#define _SSPSTAT_I2C_DATA_SIZE            0x1
#define _SSPSTAT_I2C_DATA_LENGTH          0x1
#define _SSPSTAT_I2C_DATA_MASK            0x20
#define _SSPSTAT_nW_POSN                  0x2
#define _SSPSTAT_nW_POSITION              0x2
#define _SSPSTAT_nW_SIZE                   0x1
#define _SSPSTAT_nW_LENGTH                 0x1
#define _SSPSTAT_nW_MASK                   0x4
#define _SSPSTAT_nA_POSN                  0x5
#define _SSPSTAT_nA_POSITION              0x5
#define _SSPSTAT_nA_SIZE                   0x1
#define _SSPSTAT_nA_LENGTH                 0x1
#define _SSPSTAT_nA_MASK                   0x20
#define _SSPSTAT_nWRITE_POSN              0x2
#define _SSPSTAT_nWRITE_POSITION          0x2
#define _SSPSTAT_nWRITE_SIZE              0x1
#define _SSPSTAT_nWRITE_LENGTH            0x1
#define _SSPSTAT_nWRITE_MASK              0x4
#define _SSPSTAT_nADDRESS_POSN            0x5
#define _SSPSTAT_nADDRESS_POSITION        0x5
#define _SSPSTAT_nADDRESS_SIZE            0x1
#define _SSPSTAT_nADDRESS_LENGTH          0x1
#define _SSPSTAT_nADDRESS_MASK            0x20
#define _SSPSTAT_R_W_POSN                 0x2
#define _SSPSTAT_R_W_POSITION             0x2
#define _SSPSTAT_R_W_SIZE                  0x1
#define _SSPSTAT_R_W_LENGTH               0x1
#define _SSPSTAT_R_W_MASK                 0x4
#define _SSPSTAT_D_A_POSN                 0x5
#define _SSPSTAT_D_A_POSITION             0x5
#define _SSPSTAT_D_A_SIZE                  0x1
#define _SSPSTAT_D_A_LENGTH               0x1
#define _SSPSTAT_D_A_MASK                 0x20
#define _SSPSTAT_READ_WRITE_POSN          0x2
#define _SSPSTAT_READ_WRITE_POSITION      0x2
#define _SSPSTAT_READ_WRITE_SIZE          0x1
#define _SSPSTAT_READ_WRITE_LENGTH        0x1
#define _SSPSTAT_READ_WRITE_MASK          0x4
#define _SSPSTAT_DATA_ADDRESS_POSN        0x5
#define _SSPSTAT_DATA_ADDRESS_POSITION    0x5
#define _SSPSTAT_DATA_ADDRESS_SIZE        0x1
#define _SSPSTAT_DATA_ADDRESS_LENGTH      0x1
#define _SSPSTAT_DATA_ADDRESS_MASK        0x20

// Register: WPUB
extern volatile unsigned char             WPUB           @ 0x095;
#ifdef _LIB_BUILD
asm("WPUB equ 095h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned WPUB           :8;
    };
};

```

```

    struct {
        unsigned WPUB0           :1;
        unsigned WPUB1           :1;
        unsigned WPUB2           :1;
        unsigned WPUB3           :1;
        unsigned WPUB4           :1;
        unsigned WPUB5           :1;
        unsigned WPUB6           :1;
        unsigned WPUB7           :1;
    };
} WPUBbits_t;
extern volatile WPUBbits_t WPUBbits @ 0x095;
// bitfield macros
#define _WPUB_WPUB_POSN                0x0
#define _WPUB_WPUB_POSITION            0x0
#define _WPUB_WPUB_SIZE                 0x8
#define _WPUB_WPUB_LENGTH              0x8
#define _WPUB_WPUB_MASK                 0xFF
#define _WPUB_WPUB0_POSN                0x0
#define _WPUB_WPUB0_POSITION            0x0
#define _WPUB_WPUB0_SIZE                0x1
#define _WPUB_WPUB0_LENGTH              0x1
#define _WPUB_WPUB0_MASK                0x1
#define _WPUB_WPUB1_POSN                0x1
#define _WPUB_WPUB1_POSITION            0x1
#define _WPUB_WPUB1_SIZE                0x1
#define _WPUB_WPUB1_LENGTH              0x1
#define _WPUB_WPUB1_MASK                0x2
#define _WPUB_WPUB2_POSN                0x2
#define _WPUB_WPUB2_POSITION            0x2
#define _WPUB_WPUB2_SIZE                0x1
#define _WPUB_WPUB2_LENGTH              0x1
#define _WPUB_WPUB2_MASK                0x4
#define _WPUB_WPUB3_POSN                0x3
#define _WPUB_WPUB3_POSITION            0x3
#define _WPUB_WPUB3_SIZE                0x1
#define _WPUB_WPUB3_LENGTH              0x1
#define _WPUB_WPUB3_MASK                0x8
#define _WPUB_WPUB4_POSN                0x4
#define _WPUB_WPUB4_POSITION            0x4
#define _WPUB_WPUB4_SIZE                0x1
#define _WPUB_WPUB4_LENGTH              0x1
#define _WPUB_WPUB4_MASK                0x10
#define _WPUB_WPUB5_POSN                0x5
#define _WPUB_WPUB5_POSITION            0x5
#define _WPUB_WPUB5_SIZE                0x1
#define _WPUB_WPUB5_LENGTH              0x1
#define _WPUB_WPUB5_MASK                0x20
#define _WPUB_WPUB6_POSN                0x6
#define _WPUB_WPUB6_POSITION            0x6
#define _WPUB_WPUB6_SIZE                0x1
#define _WPUB_WPUB6_LENGTH              0x1
#define _WPUB_WPUB6_MASK                0x40
#define _WPUB_WPUB7_POSN                0x7
#define _WPUB_WPUB7_POSITION            0x7
#define _WPUB_WPUB7_SIZE                0x1
#define _WPUB_WPUB7_LENGTH              0x1
#define _WPUB_WPUB7_MASK                0x80

// Register: IOCB

```

```

extern volatile unsigned char          IOCB          @ 0x096;
#ifdef _LIB_BUILD
asm("IOCB equ 096h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned IOCB          :8;
    };
    struct {
        unsigned IOCB0        :1;
        unsigned IOCB1        :1;
        unsigned IOCB2        :1;
        unsigned IOCB3        :1;
        unsigned IOCB4        :1;
        unsigned IOCB5        :1;
        unsigned IOCB6        :1;
        unsigned IOCB7        :1;
    };
} IOCBbits_t;
extern volatile IOCBbits_t IOCBbits @ 0x096;
// bitfield macros
#define _IOCB_IOCB_POSN          0x0
#define _IOCB_IOCB_POSITION    0x0
#define _IOCB_IOCB_SIZE        0x8
#define _IOCB_IOCB_LENGTH      0x8
#define _IOCB_IOCB_MASK        0xFF
#define _IOCB_IOCB0_POSN       0x0
#define _IOCB_IOCB0_POSITION   0x0
#define _IOCB_IOCB0_SIZE       0x1
#define _IOCB_IOCB0_LENGTH     0x1
#define _IOCB_IOCB0_MASK       0x1
#define _IOCB_IOCB1_POSN       0x1
#define _IOCB_IOCB1_POSITION   0x1
#define _IOCB_IOCB1_SIZE       0x1
#define _IOCB_IOCB1_LENGTH     0x1
#define _IOCB_IOCB1_MASK       0x2
#define _IOCB_IOCB2_POSN       0x2
#define _IOCB_IOCB2_POSITION   0x2
#define _IOCB_IOCB2_SIZE       0x1
#define _IOCB_IOCB2_LENGTH     0x1
#define _IOCB_IOCB2_MASK       0x4
#define _IOCB_IOCB3_POSN       0x3
#define _IOCB_IOCB3_POSITION   0x3
#define _IOCB_IOCB3_SIZE       0x1
#define _IOCB_IOCB3_LENGTH     0x1
#define _IOCB_IOCB3_MASK       0x8
#define _IOCB_IOCB4_POSN       0x4
#define _IOCB_IOCB4_POSITION   0x4
#define _IOCB_IOCB4_SIZE       0x1
#define _IOCB_IOCB4_LENGTH     0x1
#define _IOCB_IOCB4_MASK       0x10
#define _IOCB_IOCB5_POSN       0x5
#define _IOCB_IOCB5_POSITION   0x5
#define _IOCB_IOCB5_SIZE       0x1
#define _IOCB_IOCB5_LENGTH     0x1
#define _IOCB_IOCB5_MASK       0x20
#define _IOCB_IOCB6_POSN       0x6
#define _IOCB_IOCB6_POSITION   0x6
#define _IOCB_IOCB6_SIZE       0x1

```

```

#define _IOCB_IOCB6_LENGTH           0x1
#define _IOCB_IOCB6_MASK            0x40
#define _IOCB_IOCB7_POSN            0x7
#define _IOCB_IOCB7_POSITION        0x7
#define _IOCB_IOCB7_SIZE            0x1
#define _IOCB_IOCB7_LENGTH          0x1
#define _IOCB_IOCB7_MASK            0x80

// Register: VRCON
extern volatile unsigned char      VRCON @ 0x097;
#ifdef _LIB_BUILD
asm("VRCON equ 097h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned VR           :4;
        unsigned VRSS         :1;
        unsigned VRR          :1;
        unsigned VROE         :1;
        unsigned VREN         :1;
    };
    struct {
        unsigned VR0          :1;
        unsigned VR1          :1;
        unsigned VR2          :1;
        unsigned VR3          :1;
    };
} VRCONbits_t;
extern volatile VRCONbits_t VRCONbits @ 0x097;
// bitfield macros
#define _VRCON_VR_POSN           0x0
#define _VRCON_VR_POSITION       0x0
#define _VRCON_VR_SIZE           0x4
#define _VRCON_VR_LENGTH         0x4
#define _VRCON_VR_MASK           0xF
#define _VRCON_VRSS_POSN         0x4
#define _VRCON_VRSS_POSITION     0x4
#define _VRCON_VRSS_SIZE         0x1
#define _VRCON_VRSS_LENGTH       0x1
#define _VRCON_VRSS_MASK         0x10
#define _VRCON_VRR_POSN          0x5
#define _VRCON_VRR_POSITION      0x5
#define _VRCON_VRR_SIZE          0x1
#define _VRCON_VRR_LENGTH        0x1
#define _VRCON_VRR_MASK          0x20
#define _VRCON_VROE_POSN         0x6
#define _VRCON_VROE_POSITION     0x6
#define _VRCON_VROE_SIZE         0x1
#define _VRCON_VROE_LENGTH       0x1
#define _VRCON_VROE_MASK         0x40
#define _VRCON_VREN_POSN         0x7
#define _VRCON_VREN_POSITION     0x7
#define _VRCON_VREN_SIZE         0x1
#define _VRCON_VREN_LENGTH       0x1
#define _VRCON_VREN_MASK         0x80
#define _VRCON_VR0_POSN          0x0
#define _VRCON_VR0_POSITION      0x0
#define _VRCON_VR0_SIZE          0x1
#define _VRCON_VR0_LENGTH        0x1

```



```

#define _VRCON_VR0_MASK                0x1
#define _VRCON_VR1_POSN                0x1
#define _VRCON_VR1_POSITION            0x1
#define _VRCON_VR1_SIZE                0x1
#define _VRCON_VR1_LENGTH              0x1
#define _VRCON_VR1_MASK                0x2
#define _VRCON_VR2_POSN                0x2
#define _VRCON_VR2_POSITION            0x2
#define _VRCON_VR2_SIZE                0x1
#define _VRCON_VR2_LENGTH              0x1
#define _VRCON_VR2_MASK                0x4
#define _VRCON_VR3_POSN                0x3
#define _VRCON_VR3_POSITION            0x3
#define _VRCON_VR3_SIZE                0x1
#define _VRCON_VR3_LENGTH              0x1
#define _VRCON_VR3_MASK                0x8

// Register: TXSTA
extern volatile unsigned char          TXSTA          @ 0x098;
#ifdef _LIB_BUILD
asm("TXSTA equ 098h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned TX9D                :1;
        unsigned TRMT                :1;
        unsigned BRGH                :1;
        unsigned SENDB               :1;
        unsigned SYNC                :1;
        unsigned TXEN                :1;
        unsigned TX9                 :1;
        unsigned CSRC                :1;
    };
    struct {
        unsigned TXD8                :1;
        unsigned                    :5;
        unsigned nTX8                :1;
    };
    struct {
        unsigned                    :6;
        unsigned TX8_9               :1;
    };
} TXSTAbits_t;
extern volatile TXSTAbits_t TXSTAbits @ 0x098;
// bitfield macros
#define _TXSTA_TX9D_POSN              0x0
#define _TXSTA_TX9D_POSITION          0x0
#define _TXSTA_TX9D_SIZE              0x1
#define _TXSTA_TX9D_LENGTH            0x1
#define _TXSTA_TX9D_MASK              0x1
#define _TXSTA_TRMT_POSN              0x1
#define _TXSTA_TRMT_POSITION          0x1
#define _TXSTA_TRMT_SIZE              0x1
#define _TXSTA_TRMT_LENGTH            0x1
#define _TXSTA_TRMT_MASK              0x2
#define _TXSTA_BRGH_POSN              0x2
#define _TXSTA_BRGH_POSITION          0x2
#define _TXSTA_BRGH_SIZE              0x1
#define _TXSTA_BRGH_LENGTH            0x1

```



```

#define _TXSTA_BRGH_MASK           0x4
#define _TXSTA_SENDB_POSN         0x3
#define _TXSTA_SENDB_POSITION     0x3
#define _TXSTA_SENDB_SIZE         0x1
#define _TXSTA_SENDB_LENGTH       0x1
#define _TXSTA_SENDB_MASK         0x8
#define _TXSTA_SYNC_POSN         0x4
#define _TXSTA_SYNC_POSITION     0x4
#define _TXSTA_SYNC_SIZE         0x1
#define _TXSTA_SYNC_LENGTH       0x1
#define _TXSTA_SYNC_MASK         0x10
#define _TXSTA_TXEN_POSN         0x5
#define _TXSTA_TXEN_POSITION     0x5
#define _TXSTA_TXEN_SIZE         0x1
#define _TXSTA_TXEN_LENGTH       0x1
#define _TXSTA_TXEN_MASK         0x20
#define _TXSTA_TX9_POSN          0x6
#define _TXSTA_TX9_POSITION     0x6
#define _TXSTA_TX9_SIZE          0x1
#define _TXSTA_TX9_LENGTH        0x1
#define _TXSTA_TX9_MASK          0x40
#define _TXSTA_CSRC_POSN         0x7
#define _TXSTA_CSRC_POSITION     0x7
#define _TXSTA_CSRC_SIZE         0x1
#define _TXSTA_CSRC_LENGTH       0x1
#define _TXSTA_CSRC_MASK         0x80
#define _TXSTA_TXD8_POSN         0x0
#define _TXSTA_TXD8_POSITION     0x0
#define _TXSTA_TXD8_SIZE         0x1
#define _TXSTA_TXD8_LENGTH       0x1
#define _TXSTA_TXD8_MASK         0x1
#define _TXSTA_nTX8_POSN         0x6
#define _TXSTA_nTX8_POSITION     0x6
#define _TXSTA_nTX8_SIZE         0x1
#define _TXSTA_nTX8_LENGTH       0x1
#define _TXSTA_nTX8_MASK         0x40
#define _TXSTA_TX8_9_POSN        0x6
#define _TXSTA_TX8_9_POSITION    0x6
#define _TXSTA_TX8_9_SIZE        0x1
#define _TXSTA_TX8_9_LENGTH      0x1
#define _TXSTA_TX8_9_MASK        0x40

// Register: SPBRG
extern volatile unsigned char           SPBRG           @ 0x099;
#ifdef _LIB_BUILD
asm("SPBRG equ 099h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned BRG0           :1;
        unsigned BRG1           :1;
        unsigned BRG2           :1;
        unsigned BRG3           :1;
        unsigned BRG4           :1;
        unsigned BRG5           :1;
        unsigned BRG6           :1;
        unsigned BRG7           :1;
    };
} SPBRGbits_t;

```

```

extern volatile SPBRGbits_t SPBRGbits @ 0x099;
// bitfield macros
#define _SPBRG_BRG0_POSN 0x0
#define _SPBRG_BRG0_POSITION 0x0
#define _SPBRG_BRG0_SIZE 0x1
#define _SPBRG_BRG0_LENGTH 0x1
#define _SPBRG_BRG0_MASK 0x1
#define _SPBRG_BRG1_POSN 0x1
#define _SPBRG_BRG1_POSITION 0x1
#define _SPBRG_BRG1_SIZE 0x1
#define _SPBRG_BRG1_LENGTH 0x1
#define _SPBRG_BRG1_MASK 0x2
#define _SPBRG_BRG2_POSN 0x2
#define _SPBRG_BRG2_POSITION 0x2
#define _SPBRG_BRG2_SIZE 0x1
#define _SPBRG_BRG2_LENGTH 0x1
#define _SPBRG_BRG2_MASK 0x4
#define _SPBRG_BRG3_POSN 0x3
#define _SPBRG_BRG3_POSITION 0x3
#define _SPBRG_BRG3_SIZE 0x1
#define _SPBRG_BRG3_LENGTH 0x1
#define _SPBRG_BRG3_MASK 0x8
#define _SPBRG_BRG4_POSN 0x4
#define _SPBRG_BRG4_POSITION 0x4
#define _SPBRG_BRG4_SIZE 0x1
#define _SPBRG_BRG4_LENGTH 0x1
#define _SPBRG_BRG4_MASK 0x10
#define _SPBRG_BRG5_POSN 0x5
#define _SPBRG_BRG5_POSITION 0x5
#define _SPBRG_BRG5_SIZE 0x1
#define _SPBRG_BRG5_LENGTH 0x1
#define _SPBRG_BRG5_MASK 0x20
#define _SPBRG_BRG6_POSN 0x6
#define _SPBRG_BRG6_POSITION 0x6
#define _SPBRG_BRG6_SIZE 0x1
#define _SPBRG_BRG6_LENGTH 0x1
#define _SPBRG_BRG6_MASK 0x40
#define _SPBRG_BRG7_POSN 0x7
#define _SPBRG_BRG7_POSITION 0x7
#define _SPBRG_BRG7_SIZE 0x1
#define _SPBRG_BRG7_LENGTH 0x1
#define _SPBRG_BRG7_MASK 0x80

// Register: SPBRGH
extern volatile unsigned char SPBRGH @ 0x09A;
#ifdef _LIB_BUILD
asm("SPBRGH equ 09Ah");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned SPBRGH :8;
    };
    struct {
        unsigned BRG8 :1;
        unsigned BRG9 :1;
        unsigned BRG10 :1;
        unsigned BRG11 :1;
        unsigned BRG12 :1;
        unsigned BRG13 :1;
    };
};

```

```

        unsigned BRG14                :1;
        unsigned BRG15                :1;
    };
} SPBRGHbits_t;
extern volatile SPBRGHbits_t SPBRGHbits @ 0x09A;
// bitfield macros
#define _SPBRGH_SPBRGH_POSN           0x0
#define _SPBRGH_SPBRGH_POSITION       0x0
#define _SPBRGH_SPBRGH_SIZE           0x8
#define _SPBRGH_SPBRGH_LENGTH        0x8
#define _SPBRGH_SPBRGH_MASK          0xFF
#define _SPBRGH_BRG8_POSN             0x0
#define _SPBRGH_BRG8_POSITION         0x0
#define _SPBRGH_BRG8_SIZE             0x1
#define _SPBRGH_BRG8_LENGTH           0x1
#define _SPBRGH_BRG8_MASK             0x1
#define _SPBRGH_BRG9_POSN             0x1
#define _SPBRGH_BRG9_POSITION         0x1
#define _SPBRGH_BRG9_SIZE             0x1
#define _SPBRGH_BRG9_LENGTH           0x1
#define _SPBRGH_BRG9_MASK             0x2
#define _SPBRGH_BRG10_POSN            0x2
#define _SPBRGH_BRG10_POSITION        0x2
#define _SPBRGH_BRG10_SIZE            0x1
#define _SPBRGH_BRG10_LENGTH          0x1
#define _SPBRGH_BRG10_MASK            0x4
#define _SPBRGH_BRG11_POSN            0x3
#define _SPBRGH_BRG11_POSITION        0x3
#define _SPBRGH_BRG11_SIZE            0x1
#define _SPBRGH_BRG11_LENGTH          0x1
#define _SPBRGH_BRG11_MASK            0x8
#define _SPBRGH_BRG12_POSN            0x4
#define _SPBRGH_BRG12_POSITION        0x4
#define _SPBRGH_BRG12_SIZE            0x1
#define _SPBRGH_BRG12_LENGTH          0x1
#define _SPBRGH_BRG12_MASK            0x10
#define _SPBRGH_BRG13_POSN            0x5
#define _SPBRGH_BRG13_POSITION        0x5
#define _SPBRGH_BRG13_SIZE            0x1
#define _SPBRGH_BRG13_LENGTH          0x1
#define _SPBRGH_BRG13_MASK            0x20
#define _SPBRGH_BRG14_POSN            0x6
#define _SPBRGH_BRG14_POSITION        0x6
#define _SPBRGH_BRG14_SIZE            0x1
#define _SPBRGH_BRG14_LENGTH          0x1
#define _SPBRGH_BRG14_MASK            0x40
#define _SPBRGH_BRG15_POSN            0x7
#define _SPBRGH_BRG15_POSITION        0x7
#define _SPBRGH_BRG15_SIZE            0x1
#define _SPBRGH_BRG15_LENGTH          0x1
#define _SPBRGH_BRG15_MASK            0x80

// Register: PWM1CON
extern volatile unsigned char PWM1CON @ 0x09B;
#ifdef _LIB_BUILD
asm("PWM1CON equ 09Bh");
#endif
// bitfield definitions
typedef union {
    struct {

```

```

        unsigned PDC           :7;
        unsigned PRSEN        :1;
};
struct {
    unsigned PDC0           :1;
    unsigned PDC1           :1;
    unsigned PDC2           :1;
    unsigned PDC3           :1;
    unsigned PDC4           :1;
    unsigned PDC5           :1;
    unsigned PDC6           :1;
};
} PWM1CONbits_t;
extern volatile PWM1CONbits_t PWM1CONbits @ 0x09B;
// bitfield macros
#define _PWM1CON_PDC_POSN           0x0
#define _PWM1CON_PDC_POSITION      0x0
#define _PWM1CON_PDC_SIZE          0x7
#define _PWM1CON_PDC_LENGTH       0x7
#define _PWM1CON_PDC_MASK         0x7F
#define _PWM1CON_PRSEN_POSN       0x7
#define _PWM1CON_PRSEN_POSITION    0x7
#define _PWM1CON_PRSEN_SIZE        0x1
#define _PWM1CON_PRSEN_LENGTH     0x1
#define _PWM1CON_PRSEN_MASK       0x80
#define _PWM1CON_PDC0_POSN        0x0
#define _PWM1CON_PDC0_POSITION     0x0
#define _PWM1CON_PDC0_SIZE         0x1
#define _PWM1CON_PDC0_LENGTH      0x1
#define _PWM1CON_PDC0_MASK        0x1
#define _PWM1CON_PDC1_POSN        0x1
#define _PWM1CON_PDC1_POSITION     0x1
#define _PWM1CON_PDC1_SIZE         0x1
#define _PWM1CON_PDC1_LENGTH      0x1
#define _PWM1CON_PDC1_MASK        0x2
#define _PWM1CON_PDC2_POSN        0x2
#define _PWM1CON_PDC2_POSITION     0x2
#define _PWM1CON_PDC2_SIZE         0x1
#define _PWM1CON_PDC2_LENGTH      0x1
#define _PWM1CON_PDC2_MASK        0x4
#define _PWM1CON_PDC3_POSN        0x3
#define _PWM1CON_PDC3_POSITION     0x3
#define _PWM1CON_PDC3_SIZE         0x1
#define _PWM1CON_PDC3_LENGTH      0x1
#define _PWM1CON_PDC3_MASK        0x8
#define _PWM1CON_PDC4_POSN        0x4
#define _PWM1CON_PDC4_POSITION     0x4
#define _PWM1CON_PDC4_SIZE         0x1
#define _PWM1CON_PDC4_LENGTH      0x1
#define _PWM1CON_PDC4_MASK        0x10
#define _PWM1CON_PDC5_POSN        0x5
#define _PWM1CON_PDC5_POSITION     0x5
#define _PWM1CON_PDC5_SIZE         0x1
#define _PWM1CON_PDC5_LENGTH      0x1
#define _PWM1CON_PDC5_MASK        0x20
#define _PWM1CON_PDC6_POSN        0x6
#define _PWM1CON_PDC6_POSITION     0x6
#define _PWM1CON_PDC6_SIZE         0x1
#define _PWM1CON_PDC6_LENGTH      0x1
#define _PWM1CON_PDC6_MASK        0x40

```

```

// Register: ECCPAS
extern volatile unsigned char          ECCPAS          @ 0x09C;
#ifdef _LIB_BUILD
asm("ECCPAS equ 09Ch");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned PSSBD          :2;
        unsigned PSSAC          :2;
        unsigned ECCPAS         :3;
        unsigned ECCPASE        :1;
    };
    struct {
        unsigned PSSBD0         :1;
        unsigned PSSBD1         :1;
        unsigned PSSAC0         :1;
        unsigned PSSAC1         :1;
        unsigned ECCPAS0        :1;
        unsigned ECCPAS1        :1;
        unsigned ECCPAS2        :1;
    };
} ECCPASbits_t;
extern volatile ECCPASbits_t ECCPASbits @ 0x09C;
// bitfield macros
#define _ECCPAS_PSSBD_POSN          0x0
#define _ECCPAS_PSSBD_POSITION     0x0
#define _ECCPAS_PSSBD_SIZE         0x2
#define _ECCPAS_PSSBD_LENGTH      0x2
#define _ECCPAS_PSSBD_MASK        0x3
#define _ECCPAS_PSSAC_POSN        0x2
#define _ECCPAS_PSSAC_POSITION     0x2
#define _ECCPAS_PSSAC_SIZE         0x2
#define _ECCPAS_PSSAC_LENGTH      0x2
#define _ECCPAS_PSSAC_MASK        0xC
#define _ECCPAS_ECCPAS_POSN       0x4
#define _ECCPAS_ECCPAS_POSITION    0x4
#define _ECCPAS_ECCPAS_SIZE        0x3
#define _ECCPAS_ECCPAS_LENGTH     0x3
#define _ECCPAS_ECCPAS_MASK       0x70
#define _ECCPAS_ECCPASE_POSN      0x7
#define _ECCPAS_ECCPASE_POSITION   0x7
#define _ECCPAS_ECCPASE_SIZE       0x1
#define _ECCPAS_ECCPASE_LENGTH    0x1
#define _ECCPAS_ECCPASE_MASK      0x80
#define _ECCPAS_PSSBD0_POSN       0x0
#define _ECCPAS_PSSBD0_POSITION    0x0
#define _ECCPAS_PSSBD0_SIZE       0x1
#define _ECCPAS_PSSBD0_LENGTH     0x1
#define _ECCPAS_PSSBD0_MASK       0x1
#define _ECCPAS_PSSBD1_POSN       0x1
#define _ECCPAS_PSSBD1_POSITION    0x1
#define _ECCPAS_PSSBD1_SIZE       0x1
#define _ECCPAS_PSSBD1_LENGTH     0x1
#define _ECCPAS_PSSBD1_MASK       0x2
#define _ECCPAS_PSSAC0_POSN       0x2
#define _ECCPAS_PSSAC0_POSITION    0x2
#define _ECCPAS_PSSAC0_SIZE       0x1
#define _ECCPAS_PSSAC0_LENGTH     0x1

```

```

#define _ECCPAS_PSSAC0_MASK           0x4
#define _ECCPAS_PSSAC1_POSN          0x3
#define _ECCPAS_PSSAC1_POSITION      0x3
#define _ECCPAS_PSSAC1_SIZE          0x1
#define _ECCPAS_PSSAC1_LENGTH        0x1
#define _ECCPAS_PSSAC1_MASK          0x8
#define _ECCPAS_ECCPAS0_POSN         0x4
#define _ECCPAS_ECCPAS0_POSITION     0x4
#define _ECCPAS_ECCPAS0_SIZE         0x1
#define _ECCPAS_ECCPAS0_LENGTH       0x1
#define _ECCPAS_ECCPAS0_MASK         0x10
#define _ECCPAS_ECCPAS1_POSN         0x5
#define _ECCPAS_ECCPAS1_POSITION     0x5
#define _ECCPAS_ECCPAS1_SIZE         0x1
#define _ECCPAS_ECCPAS1_LENGTH       0x1
#define _ECCPAS_ECCPAS1_MASK         0x20
#define _ECCPAS_ECCPAS2_POSN         0x6
#define _ECCPAS_ECCPAS2_POSITION     0x6
#define _ECCPAS_ECCPAS2_SIZE         0x1
#define _ECCPAS_ECCPAS2_LENGTH       0x1
#define _ECCPAS_ECCPAS2_MASK         0x40

// Register: PSTRCON
extern volatile unsigned char          PSTRCON          @ 0x09D;
#ifdef _LIB_BUILD
asm("PSTRCON equ 09Dh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned STRA           :1;
        unsigned STRB           :1;
        unsigned STRC           :1;
        unsigned STRD           :1;
        unsigned STRSYNC        :1;
    };
} PSTRCONbits_t;
extern volatile PSTRCONbits_t PSTRCONbits @ 0x09D;
// bitfield macros
#define _PSTRCON_STRA_POSN       0x0
#define _PSTRCON_STRA_POSITION   0x0
#define _PSTRCON_STRA_SIZE       0x1
#define _PSTRCON_STRA_LENGTH     0x1
#define _PSTRCON_STRA_MASK       0x1
#define _PSTRCON_STRB_POSN       0x1
#define _PSTRCON_STRB_POSITION   0x1
#define _PSTRCON_STRB_SIZE       0x1
#define _PSTRCON_STRB_LENGTH     0x1
#define _PSTRCON_STRB_MASK       0x2
#define _PSTRCON_STRC_POSN       0x2
#define _PSTRCON_STRC_POSITION   0x2
#define _PSTRCON_STRC_SIZE       0x1
#define _PSTRCON_STRC_LENGTH     0x1
#define _PSTRCON_STRC_MASK       0x4
#define _PSTRCON_STRD_POSN       0x3
#define _PSTRCON_STRD_POSITION   0x3
#define _PSTRCON_STRD_SIZE       0x1
#define _PSTRCON_STRD_LENGTH     0x1
#define _PSTRCON_STRD_MASK       0x8
#define _PSTRCON_STRSYNC_POSN    0x4

```

```

#define _PSTRCON_STRSYNC_POSITION          0x4
#define _PSTRCON_STRSYNC_SIZE             0x1
#define _PSTRCON_STRSYNC_LENGTH           0x1
#define _PSTRCON_STRSYNC_MASK             0x10

// Register: ADRESL
extern volatile unsigned char              ADRESL          @ 0x09E;
#ifdef _LIB_BUILD
asm("ADRESL equ 09Eh");
#endif

// Register: ADCON1
extern volatile unsigned char              ADCON1          @ 0x09F;
#ifdef _LIB_BUILD
asm("ADCON1 equ 09Fh");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned                :4;
        unsigned VCFG0           :1;
        unsigned VCFG1           :1;
        unsigned                :1;
        unsigned ADFM            :1;
    };
} ADCON1bits_t;
extern volatile ADCON1bits_t ADCON1bits @ 0x09F;
// bitfield macros
#define _ADCON1_VCFG0_POSN          0x4
#define _ADCON1_VCFG0_POSITION     0x4
#define _ADCON1_VCFG0_SIZE         0x1
#define _ADCON1_VCFG0_LENGTH       0x1
#define _ADCON1_VCFG0_MASK         0x10
#define _ADCON1_VCFG1_POSN          5
#define _ADCON1_VCFG1_POSITION     5
#define _ADCON1_VCFG1_SIZE         0x1
#define _ADCON1_VCFG1_LENGTH       0x1
#define _ADCON1_VCFG1_MASK         0x20
#define _ADCON1_ADFM_POSN           7
#define _ADCON1_ADFM_POSITION      7
#define _ADCON1_ADFM_SIZE          0x1
#define _ADCON1_ADFM_LENGTH        0x1
#define _ADCON1_ADFM_MASK          0x80

// Register: WDTCON
extern volatile unsigned char              WDTCON          @ 0x105;
#ifdef _LIB_BUILD
asm("WDTCON equ 0105h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned SWDTEN           :1;
        unsigned WDTPS            :4;
    };
    struct {
        unsigned                :1;
        unsigned WDTPS0           :1;
        unsigned WDTPS1           :1;
        unsigned WDTPS2           :1;
    };
};

```



```

        unsigned WDTPS3                :1;
    };
} WDTCONbits_t;
extern volatile WDTCONbits_t WDTCONbits @ 0x105;
// bitfield macros
#define _WDTCON_SWDTEN_POSN            0x0
#define _WDTCON_SWDTEN_POSITION       0x0
#define _WDTCON_SWDTEN_SIZE           0x1
#define _WDTCON_SWDTEN_LENGTH        0x1
#define _WDTCON_SWDTEN_MASK          0x1
#define _WDTCON_WDTPS_POSN           0x1
#define _WDTCON_WDTPS_POSITION       0x1
#define _WDTCON_WDTPS_SIZE           0x4
#define _WDTCON_WDTPS_LENGTH        0x4
#define _WDTCON_WDTPS_MASK          0x1E
#define _WDTCON_WDTPS0_POSN          0x1
#define _WDTCON_WDTPS0_POSITION     0x1
#define _WDTCON_WDTPS0_SIZE          0x1
#define _WDTCON_WDTPS0_LENGTH       0x1
#define _WDTCON_WDTPS0_MASK         0x2
#define _WDTCON_WDTPS1_POSN          0x2
#define _WDTCON_WDTPS1_POSITION     0x2
#define _WDTCON_WDTPS1_SIZE          0x1
#define _WDTCON_WDTPS1_LENGTH       0x1
#define _WDTCON_WDTPS1_MASK         0x4
#define _WDTCON_WDTPS2_POSN          0x3
#define _WDTCON_WDTPS2_POSITION     0x3
#define _WDTCON_WDTPS2_SIZE          0x1
#define _WDTCON_WDTPS2_LENGTH       0x1
#define _WDTCON_WDTPS2_MASK         0x8
#define _WDTCON_WDTPS3_POSN          0x4
#define _WDTCON_WDTPS3_POSITION     0x4
#define _WDTCON_WDTPS3_SIZE          0x1
#define _WDTCON_WDTPS3_LENGTH       0x1
#define _WDTCON_WDTPS3_MASK         0x10

// Register: CM1CON0
extern volatile unsigned char          CM1CON0 @ 0x107;
#ifdef _LIB_BUILD
asm("CM1CON0 equ 0107h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned C1CH                :2;
        unsigned C1R                  :1;
        unsigned                       :1;
        unsigned C1POL                 :1;
        unsigned C1OE                  :1;
        unsigned C1OUT                 :1;
        unsigned C1ON                  :1;
    };
    struct {
        unsigned C1CH0                 :1;
        unsigned C1CH1                 :1;
    };
};
} CM1CON0bits_t;
extern volatile CM1CON0bits_t CM1CON0bits @ 0x107;
// bitfield macros
#define _CM1CON0_C1CH_POSN            0x0

```

```

#define _CM1CON0_C1CH_POSITION          0x0
#define _CM1CON0_C1CH_SIZE              0x2
#define _CM1CON0_C1CH_LENGTH           0x2
#define _CM1CON0_C1CH_MASK             0x3
#define _CM1CON0_C1R_POSN              0x2
#define _CM1CON0_C1R_POSITION          0x2
#define _CM1CON0_C1R_SIZE              0x1
#define _CM1CON0_C1R_LENGTH           0x1
#define _CM1CON0_C1R_MASK             0x4
#define _CM1CON0_C1POL_POSN           0x4
#define _CM1CON0_C1POL_POSITION        0x4
#define _CM1CON0_C1POL_SIZE           0x1
#define _CM1CON0_C1POL_LENGTH         0x1
#define _CM1CON0_C1POL_MASK           0x10
#define _CM1CON0_C10E_POSN            0x5
#define _CM1CON0_C10E_POSITION        0x5
#define _CM1CON0_C10E_SIZE            0x1
#define _CM1CON0_C10E_LENGTH          0x1
#define _CM1CON0_C10E_MASK            0x20
#define _CM1CON0_C10UT_POSN           0x6
#define _CM1CON0_C10UT_POSITION        0x6
#define _CM1CON0_C10UT_SIZE           0x1
#define _CM1CON0_C10UT_LENGTH         0x1
#define _CM1CON0_C10UT_MASK           0x40
#define _CM1CON0_C10N_POSN            0x7
#define _CM1CON0_C10N_POSITION        0x7
#define _CM1CON0_C10N_SIZE            0x1
#define _CM1CON0_C10N_LENGTH          0x1
#define _CM1CON0_C10N_MASK            0x80
#define _CM1CON0_C1CH0_POSN           0x0
#define _CM1CON0_C1CH0_POSITION        0x0
#define _CM1CON0_C1CH0_SIZE           0x1
#define _CM1CON0_C1CH0_LENGTH         0x1
#define _CM1CON0_C1CH0_MASK           0x1
#define _CM1CON0_C1CH1_POSN           0x1
#define _CM1CON0_C1CH1_POSITION        0x1
#define _CM1CON0_C1CH1_SIZE           0x1
#define _CM1CON0_C1CH1_LENGTH         0x1
#define _CM1CON0_C1CH1_MASK           0x2

// Register: CM2CON0
extern volatile unsigned char          CM2CON0          @ 0x108;
#ifdef _LIB_BUILD
asm("CM2CON0 equ 0108h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned C2CH          :2;
        unsigned C2R           :1;
        unsigned              :1;
        unsigned C2POL         :1;
        unsigned C20E          :1;
        unsigned C20UT         :1;
        unsigned C20N          :1;
    };
    struct {
        unsigned C2CH0         :1;
        unsigned C2CH1         :1;
    };
};

```

```

} CM2CON0bits_t;
extern volatile CM2CON0bits_t CM2CON0bits @ 0x108;
// bitfield macros
#define _CM2CON0_C2CH_POSN 0x0
#define _CM2CON0_C2CH_POSITION 0x0
#define _CM2CON0_C2CH_SIZE 0x2
#define _CM2CON0_C2CH_LENGTH 0x2
#define _CM2CON0_C2CH_MASK 0x3
#define _CM2CON0_C2R_POSN 0x2
#define _CM2CON0_C2R_POSITION 0x2
#define _CM2CON0_C2R_SIZE 0x1
#define _CM2CON0_C2R_LENGTH 0x1
#define _CM2CON0_C2R_MASK 0x4
#define _CM2CON0_C2POL_POSN 0x4
#define _CM2CON0_C2POL_POSITION 0x4
#define _CM2CON0_C2POL_SIZE 0x1
#define _CM2CON0_C2POL_LENGTH 0x1
#define _CM2CON0_C2POL_MASK 0x10
#define _CM2CON0_C2OE_POSN 0x5
#define _CM2CON0_C2OE_POSITION 0x5
#define _CM2CON0_C2OE_SIZE 0x1
#define _CM2CON0_C2OE_LENGTH 0x1
#define _CM2CON0_C2OE_MASK 0x20
#define _CM2CON0_C2OUT_POSN 0x6
#define _CM2CON0_C2OUT_POSITION 0x6
#define _CM2CON0_C2OUT_SIZE 0x1
#define _CM2CON0_C2OUT_LENGTH 0x1
#define _CM2CON0_C2OUT_MASK 0x40
#define _CM2CON0_C2ON_POSN 0x7
#define _CM2CON0_C2ON_POSITION 0x7
#define _CM2CON0_C2ON_SIZE 0x1
#define _CM2CON0_C2ON_LENGTH 0x1
#define _CM2CON0_C2ON_MASK 0x80
#define _CM2CON0_C2CH0_POSN 0x0
#define _CM2CON0_C2CH0_POSITION 0x0
#define _CM2CON0_C2CH0_SIZE 0x1
#define _CM2CON0_C2CH0_LENGTH 0x1
#define _CM2CON0_C2CH0_MASK 0x1
#define _CM2CON0_C2CH1_POSN 0x1
#define _CM2CON0_C2CH1_POSITION 0x1
#define _CM2CON0_C2CH1_SIZE 0x1
#define _CM2CON0_C2CH1_LENGTH 0x1
#define _CM2CON0_C2CH1_MASK 0x2

// Register: CM2CON1
extern volatile unsigned char CM2CON1 @ 0x109;
#ifdef _LIB_BUILD
asm("CM2CON1 equ 0109h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned C2SYNC :1;
        unsigned T1GSS :1;
        unsigned :2;
        unsigned C2RSEL :1;
        unsigned C1RSEL :1;
        unsigned MC2OUT :1;
        unsigned MC1OUT :1;
    };
};

```

```

} CM2CON1bits_t;
extern volatile CM2CON1bits_t CM2CON1bits @ 0x109;
// bitfield macros
#define _CM2CON1_C2SYNC_POSN 0x0
#define _CM2CON1_C2SYNC_POSITION 0x0
#define _CM2CON1_C2SYNC_SIZE 0x1
#define _CM2CON1_C2SYNC_LENGTH 0x1
#define _CM2CON1_C2SYNC_MASK 0x1
#define _CM2CON1_T1GSS_POSN 0x1
#define _CM2CON1_T1GSS_POSITION 0x1
#define _CM2CON1_T1GSS_SIZE 0x1
#define _CM2CON1_T1GSS_LENGTH 0x1
#define _CM2CON1_T1GSS_MASK 0x2
#define _CM2CON1_C2RSEL_POSN 0x4
#define _CM2CON1_C2RSEL_POSITION 0x4
#define _CM2CON1_C2RSEL_SIZE 0x1
#define _CM2CON1_C2RSEL_LENGTH 0x1
#define _CM2CON1_C2RSEL_MASK 0x10
#define _CM2CON1_C1RSEL_POSN 0x5
#define _CM2CON1_C1RSEL_POSITION 0x5
#define _CM2CON1_C1RSEL_SIZE 0x1
#define _CM2CON1_C1RSEL_LENGTH 0x1
#define _CM2CON1_C1RSEL_MASK 0x20
#define _CM2CON1_MC2OUT_POSN 0x6
#define _CM2CON1_MC2OUT_POSITION 0x6
#define _CM2CON1_MC2OUT_SIZE 0x1
#define _CM2CON1_MC2OUT_LENGTH 0x1
#define _CM2CON1_MC2OUT_MASK 0x40
#define _CM2CON1_MC1OUT_POSN 0x7
#define _CM2CON1_MC1OUT_POSITION 0x7
#define _CM2CON1_MC1OUT_SIZE 0x1
#define _CM2CON1_MC1OUT_LENGTH 0x1
#define _CM2CON1_MC1OUT_MASK 0x80

// Register: EEDATA
extern volatile unsigned char EEDATA @ 0x10C;
#ifndef _LIB_BUILD
asm("EEDATA equ 010Ch");
#endif
// aliases
extern volatile unsigned char EEDAT @ 0x10C;
#ifndef _LIB_BUILD
asm("EEDAT equ 010Ch");
#endif

// Register: EEADR
extern volatile unsigned char EEADR @ 0x10D;
#ifndef _LIB_BUILD
asm("EEADR equ 010Dh");
#endif

// Register: EEDATH
extern volatile unsigned char EEDATH @ 0x10E;
#ifndef _LIB_BUILD
asm("EEDATH equ 010Eh");
#endif

// Register: EEADRH
extern volatile unsigned char EEADRH @ 0x10F;
#ifndef _LIB_BUILD

```

```

asm("EEADRH equ 010Fh");
#endif

// Register: SRCON
extern volatile unsigned char          SRCON          @ 0x185;
#ifdef _LIB_BUILD
asm("SRCON equ 0185h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned FVREN          :1;
        unsigned          :1;
        unsigned PULSR          :1;
        unsigned PULSS          :1;
        unsigned C2REN          :1;
        unsigned C1SEN          :1;
        unsigned SR0            :1;
        unsigned SR1            :1;
    };
} SRCONbits_t;
extern volatile SRCONbits_t SRCONbits @ 0x185;
// bitfield macros
#define _SRCON_FVREN_POSN          0x0
#define _SRCON_FVREN_POSITION     0x0
#define _SRCON_FVREN_SIZE         0x1
#define _SRCON_FVREN_LENGTH      0x1
#define _SRCON_FVREN_MASK        0x1
#define _SRCON_PULSR_POSN        0x2
#define _SRCON_PULSR_POSITION     0x2
#define _SRCON_PULSR_SIZE         0x1
#define _SRCON_PULSR_LENGTH      0x1
#define _SRCON_PULSR_MASK        0x4
#define _SRCON_PULSS_POSN        0x3
#define _SRCON_PULSS_POSITION     0x3
#define _SRCON_PULSS_SIZE         0x1
#define _SRCON_PULSS_LENGTH      0x1
#define _SRCON_PULSS_MASK        0x8
#define _SRCON_C2REN_POSN        0x4
#define _SRCON_C2REN_POSITION     0x4
#define _SRCON_C2REN_SIZE         0x1
#define _SRCON_C2REN_LENGTH      0x1
#define _SRCON_C2REN_MASK        0x10
#define _SRCON_C1SEN_POSN        0x5
#define _SRCON_C1SEN_POSITION     0x5
#define _SRCON_C1SEN_SIZE         0x1
#define _SRCON_C1SEN_LENGTH      0x1
#define _SRCON_C1SEN_MASK        0x20
#define _SRCON_SR0_POSN          0x6
#define _SRCON_SR0_POSITION       0x6
#define _SRCON_SR0_SIZE           0x1
#define _SRCON_SR0_LENGTH        0x1
#define _SRCON_SR0_MASK          0x40
#define _SRCON_SR1_POSN          0x7
#define _SRCON_SR1_POSITION       0x7
#define _SRCON_SR1_SIZE           0x1
#define _SRCON_SR1_LENGTH        0x1
#define _SRCON_SR1_MASK          0x80

// Register: BAUDCTL

```

```

extern volatile unsigned char          BAUDCTL          @ 0x187;
#ifdef _LIB_BUILD
asm("BAUDCTL equ 0187h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned ABDEN          :1;
        unsigned WUE            :1;
        unsigned                :1;
        unsigned BRG16          :1;
        unsigned SCKP           :1;
        unsigned                :1;
        unsigned RCIDL          :1;
        unsigned ABDOVF         :1;
    };
} BAUDCTLbits_t;
extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x187;
// bitfield macros
#define _BAUDCTL_ABDEN_POSN          0x0
#define _BAUDCTL_ABDEN_POSITION      0x0
#define _BAUDCTL_ABDEN_SIZE          0x1
#define _BAUDCTL_ABDEN_LENGTH        0x1
#define _BAUDCTL_ABDEN_MASK          0x1
#define _BAUDCTL_WUE_POSN            0x1
#define _BAUDCTL_WUE_POSITION        0x1
#define _BAUDCTL_WUE_SIZE            0x1
#define _BAUDCTL_WUE_LENGTH          0x1
#define _BAUDCTL_WUE_MASK            0x2
#define _BAUDCTL_BRG16_POSN          0x3
#define _BAUDCTL_BRG16_POSITION      0x3
#define _BAUDCTL_BRG16_SIZE          0x1
#define _BAUDCTL_BRG16_LENGTH        0x1
#define _BAUDCTL_BRG16_MASK          0x8
#define _BAUDCTL_SCKP_POSN           0x4
#define _BAUDCTL_SCKP_POSITION       0x4
#define _BAUDCTL_SCKP_SIZE           0x1
#define _BAUDCTL_SCKP_LENGTH         0x1
#define _BAUDCTL_SCKP_MASK           0x10
#define _BAUDCTL_RCIDL_POSN          0x6
#define _BAUDCTL_RCIDL_POSITION      0x6
#define _BAUDCTL_RCIDL_SIZE          0x1
#define _BAUDCTL_RCIDL_LENGTH        0x1
#define _BAUDCTL_RCIDL_MASK          0x40
#define _BAUDCTL_ABDOVF_POSN         0x7
#define _BAUDCTL_ABDOVF_POSITION     0x7
#define _BAUDCTL_ABDOVF_SIZE         0x1
#define _BAUDCTL_ABDOVF_LENGTH       0x1
#define _BAUDCTL_ABDOVF_MASK         0x80

```

```

// Register: ANSEL
extern volatile unsigned char          ANSEL           @ 0x188;
#ifdef _LIB_BUILD
asm("ANSEL equ 0188h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned ANS0           :1;
        unsigned ANS1           :1;
    };
} ANSELbits_t;
extern volatile ANSELbits_t ANSELbits @ 0x188;

```

```

        unsigned ANS2           :1;
        unsigned ANS3           :1;
        unsigned ANS4           :1;
    };
} ANSELbits_t;
extern volatile ANSELbits_t ANSELbits @ 0x188;
// bitfield macros
#define _ANSEL_ANS0_POSN           0x0
#define _ANSEL_ANS0_POSITION      0x0
#define _ANSEL_ANS0_SIZE          0x1
#define _ANSEL_ANS0_LENGTH       0x1
#define _ANSEL_ANS0_MASK         0x1
#define _ANSEL_ANS1_POSN           0x1
#define _ANSEL_ANS1_POSITION      0x1
#define _ANSEL_ANS1_SIZE          0x1
#define _ANSEL_ANS1_LENGTH       0x1
#define _ANSEL_ANS1_MASK         0x2
#define _ANSEL_ANS2_POSN           0x2
#define _ANSEL_ANS2_POSITION      0x2
#define _ANSEL_ANS2_SIZE          0x1
#define _ANSEL_ANS2_LENGTH       0x1
#define _ANSEL_ANS2_MASK         0x4
#define _ANSEL_ANS3_POSN           0x3
#define _ANSEL_ANS3_POSITION      0x3
#define _ANSEL_ANS3_SIZE          0x1
#define _ANSEL_ANS3_LENGTH       0x1
#define _ANSEL_ANS3_MASK         0x8
#define _ANSEL_ANS4_POSN           0x4
#define _ANSEL_ANS4_POSITION      0x4
#define _ANSEL_ANS4_SIZE          0x1
#define _ANSEL_ANS4_LENGTH       0x1
#define _ANSEL_ANS4_MASK         0x10

// Register: ANSELH
extern volatile unsigned char ANSELH @ 0x189;
#ifdef _LIB_BUILD
asm("ANSELH equ 0189h");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned ANS8           :1;
        unsigned ANS9           :1;
        unsigned ANS10          :1;
        unsigned ANS11          :1;
        unsigned ANS12          :1;
        unsigned ANS13          :1;
    };
} ANSELHbits_t;
extern volatile ANSELHbits_t ANSELHbits @ 0x189;
// bitfield macros
#define _ANSELH_ANS8_POSN           0x0
#define _ANSELH_ANS8_POSITION      0x0
#define _ANSELH_ANS8_SIZE          0x1
#define _ANSELH_ANS8_LENGTH       0x1
#define _ANSELH_ANS8_MASK         0x1
#define _ANSELH_ANS9_POSN           0x1
#define _ANSELH_ANS9_POSITION      0x1
#define _ANSELH_ANS9_SIZE          0x1
#define _ANSELH_ANS9_LENGTH       0x1

```



```

#define _ANSELH_ANS9_MASK                0x2
#define _ANSELH_ANS10_POSN              0x2
#define _ANSELH_ANS10_POSITION          0x2
#define _ANSELH_ANS10_SIZE              0x1
#define _ANSELH_ANS10_LENGTH            0x1
#define _ANSELH_ANS10_MASK              0x4
#define _ANSELH_ANS11_POSN              0x3
#define _ANSELH_ANS11_POSITION          0x3
#define _ANSELH_ANS11_SIZE              0x1
#define _ANSELH_ANS11_LENGTH            0x1
#define _ANSELH_ANS11_MASK              0x8
#define _ANSELH_ANS12_POSN              0x4
#define _ANSELH_ANS12_POSITION          0x4
#define _ANSELH_ANS12_SIZE              0x1
#define _ANSELH_ANS12_LENGTH            0x1
#define _ANSELH_ANS12_MASK              0x10
#define _ANSELH_ANS13_POSN              0x5
#define _ANSELH_ANS13_POSITION          0x5
#define _ANSELH_ANS13_SIZE              0x1
#define _ANSELH_ANS13_LENGTH            0x1
#define _ANSELH_ANS13_MASK              0x20

// Register: EECON1
extern volatile unsigned char           EECON1           @ 0x18C;
#ifdef _LIB_BUILD
asm("EECON1 equ 0x18Ch");
#endif
// bitfield definitions
typedef union {
    struct {
        unsigned RD                :1;
        unsigned WR                :1;
        unsigned WREN              :1;
        unsigned WRERR             :1;
        unsigned                   :3;
        unsigned EEPGD             :1;
    };
} EECON1bits_t;
extern volatile EECON1bits_t EECON1bits @ 0x18C;
// bitfield macros
#define _EECON1_RD_POSN            0x0
#define _EECON1_RD_POSITION        0x0
#define _EECON1_RD_SIZE            0x1
#define _EECON1_RD_LENGTH          0x1
#define _EECON1_RD_MASK            0x1
#define _EECON1_WR_POSN            0x1
#define _EECON1_WR_POSITION        0x1
#define _EECON1_WR_SIZE            0x1
#define _EECON1_WR_LENGTH          0x1
#define _EECON1_WR_MASK            0x2
#define _EECON1_WREN_POSN          0x2
#define _EECON1_WREN_POSITION      0x2
#define _EECON1_WREN_SIZE          0x1
#define _EECON1_WREN_LENGTH        0x1
#define _EECON1_WREN_MASK          0x4
#define _EECON1_WRERR_POSN         0x3
#define _EECON1_WRERR_POSITION     0x3
#define _EECON1_WRERR_SIZE         0x1
#define _EECON1_WRERR_LENGTH       0x1
#define _EECON1_WRERR_MASK         0x8

```

```

#define _EECON1_EEPGD_POSN           0x7
#define _EECON1_EEPGD_POSITION      0x7
#define _EECON1_EEPGD_SIZE          0x1
#define _EECON1_EEPGD_LENGTH        0x1
#define _EECON1_EEPGD_MASK          0x80

// Register: EECON2
extern volatile unsigned char        EECON2           @ 0x18D;
#ifdef _LIB_BUILD
asm("EECON2 equ 0x18Dh");
#endif

/*
 * Bit Definitions
 */
#define _DEPRECATED __attribute__((__deprecated__))
#ifndef BANKMASK
#define BANKMASK(addr) ((addr)&0x7Fh)
#endif
extern volatile __bit                ABDEN           @ (((unsigned) &
    BAUDCTL)*8) + 0;
#define ABDEN_bit                     BANKMASK(BAUDCTL),
    0
extern volatile __bit                ABDOVF          @ (((unsigned) &
    BAUDCTL)*8) + 7;
#define ABDOVF_bit                    BANKMASK(BAUDCTL),
    7
extern volatile __bit                ACKDT           @ (((unsigned) &
    SSPCON2)*8) + 5;
#define ACKDT_bit                     BANKMASK(SSPCON2),
    5
extern volatile __bit                ACKEN           @ (((unsigned) &
    SSPCON2)*8) + 4;
#define ACKEN_bit                     BANKMASK(SSPCON2),
    4
extern volatile __bit                ACKSTAT         @ (((unsigned) &
    SSPCON2)*8) + 6;
#define ACKSTAT_bit                   BANKMASK(SSPCON2),
    6
extern volatile __bit                ADCS0           @ (((unsigned) &
    ADCON0)*8) + 6;
#define ADCS0_bit                     BANKMASK(ADCON0),
    6
extern volatile __bit                ADCS1           @ (((unsigned) &
    ADCON0)*8) + 7;
#define ADCS1_bit                     BANKMASK(ADCON0),
    7
extern volatile __bit                ADDEN           @ (((unsigned) &
    RCSTA)*8) + 3;
#define ADDEN_bit                     BANKMASK(RCSTA), 3
extern volatile __bit                ADFM           @ (((unsigned) &
    ADCON1)*8) + 7;
#define ADFM_bit                      BANKMASK(ADCON1),
    7
extern volatile __bit                ADIE           @ (((unsigned) &
    PIE1)*8) + 6;
#define ADIE_bit                      BANKMASK(PIE1), 6
extern volatile __bit                ADIF           @ (((unsigned) &
    PIR1)*8) + 6;
#define ADIF_bit                      BANKMASK(PIR1), 6

```

```

extern volatile __bit
  ADCON0)*8) + 0;
#define
  0
extern volatile __bit
  ANSEL)*8) + 0;
#define
extern volatile __bit
  ANSEL)*8) + 1;
#define
extern volatile __bit
  ANSELH)*8) + 2;
#define
  2
extern volatile __bit
  ANSELH)*8) + 3;
#define
  3
extern volatile __bit
  ANSELH)*8) + 4;
#define
  4
extern volatile __bit
  ANSELH)*8) + 5;
#define
  5
extern volatile __bit
  ANSEL)*8) + 2;
#define
extern volatile __bit
  ANSEL)*8) + 3;
#define
extern volatile __bit
  ANSEL)*8) + 4;
#define
extern volatile __bit
  ANSELH)*8) + 0;
#define
  0
extern volatile __bit
  ANSELH)*8) + 1;
#define
  1
extern volatile __bit
  PIE2)*8) + 3;
#define
extern volatile __bit
  PIR2)*8) + 3;
#define
extern volatile __bit
  SSPSTAT)*8) + 0;
#define
  0
extern volatile __bit
  SPBRG)*8) + 0;
#define
extern volatile __bit
  SPBRG)*8) + 1;
#define
extern volatile __bit
  ADON
  @ (((unsigned) &
  ADON_bit
  BANKMASK(ADCON0),
  ANS0
  @ (((unsigned) &
  ANS0_bit
  BANKMASK(ANSEL), 0
  ANS1
  @ (((unsigned) &
  ANS1_bit
  BANKMASK(ANSEL), 1
  ANS10
  @ (((unsigned) &
  ANS10_bit
  BANKMASK(ANSELH),
  ANS11
  @ (((unsigned) &
  ANS11_bit
  BANKMASK(ANSELH),
  ANS12
  @ (((unsigned) &
  ANS12_bit
  BANKMASK(ANSELH),
  ANS13
  @ (((unsigned) &
  ANS13_bit
  BANKMASK(ANSELH),
  ANS2
  @ (((unsigned) &
  ANS2_bit
  BANKMASK(ANSEL), 2
  ANS3
  @ (((unsigned) &
  ANS3_bit
  BANKMASK(ANSEL), 3
  ANS4
  @ (((unsigned) &
  ANS4_bit
  BANKMASK(ANSEL), 4
  ANS8
  @ (((unsigned) &
  ANS8_bit
  BANKMASK(ANSELH),
  ANS9
  @ (((unsigned) &
  ANS9_bit
  BANKMASK(ANSELH),
  BCLIE
  @ (((unsigned) &
  BCLIE_bit
  BANKMASK(PIE2), 3
  BCLIF
  @ (((unsigned) &
  BCLIF_bit
  BANKMASK(PIR2), 3
  BF
  @ (((unsigned) &
  BF_bit
  BANKMASK(SSPSTAT),
  BRG0
  @ (((unsigned) &
  BRG0_bit
  BANKMASK(SPBRG), 0
  BRG1
  @ (((unsigned) &
  BRG1_bit
  BANKMASK(SPBRG), 1
  BRG10
  @ (((unsigned) &

```



```

extern volatile __bit
    CM1CON0)*8) + 1;
#define
    1
extern volatile __bit
    PIE2)*8) + 5;
#define
extern volatile __bit
    PIR2)*8) + 5;
#define
extern volatile __bit
    CM1CON0)*8) + 5;
#define
    5
extern volatile __bit
    CM1CON0)*8) + 7;
#define
    7
extern volatile __bit
    CM1CON0)*8) + 6;
#define
    6
extern volatile __bit
    CM1CON0)*8) + 4;
#define
    4
extern volatile __bit
    CM1CON0)*8) + 2;
#define
    2
extern volatile __bit
    CM2CON1)*8) + 5;
#define
    5
extern volatile __bit
    SRCON)*8) + 5;
#define
extern volatile __bit
    CM2CON0)*8) + 0;
#define
    0
extern volatile __bit
    CM2CON0)*8) + 1;
#define
    1
extern volatile __bit
    PIE2)*8) + 6;
#define
extern volatile __bit
    PIR2)*8) + 6;
#define
extern volatile __bit
    CM2CON0)*8) + 5;
#define
    5
extern volatile __bit
    CM2CON0)*8) + 7;
#define
    7
extern volatile __bit
    C1CH1
        @ (((unsigned) &
    C1CH1_bit
        BANKMASK(CM1CON0),
    C1IE
        @ (((unsigned) &
    C1IE_bit
        BANKMASK(PIE2), 5
    C1IF
        @ (((unsigned) &
    C1IF_bit
        BANKMASK(PIR2), 5
    C10E
        @ (((unsigned) &
    C10E_bit
        BANKMASK(CM1CON0),
    C10N
        @ (((unsigned) &
    C10N_bit
        BANKMASK(CM1CON0),
    C10UT
        @ (((unsigned) &
    C10UT_bit
        BANKMASK(CM1CON0),
    C1POL
        @ (((unsigned) &
    C1POL_bit
        BANKMASK(CM1CON0),
    C1R
        @ (((unsigned) &
    C1R_bit
        BANKMASK(CM1CON0),
    C1RSEL
        @ (((unsigned) &
    C1RSEL_bit
        BANKMASK(CM2CON1),
    C1SEN
        @ (((unsigned) &
    C1SEN_bit
        BANKMASK(SRCON), 5
    C2CH0
        @ (((unsigned) &
    C2CH0_bit
        BANKMASK(CM2CON0),
    C2CH1
        @ (((unsigned) &
    C2CH1_bit
        BANKMASK(CM2CON0),
    C2IE
        @ (((unsigned) &
    C2IE_bit
        BANKMASK(PIE2), 6
    C2IF
        @ (((unsigned) &
    C2IF_bit
        BANKMASK(PIR2), 6
    C20E
        @ (((unsigned) &
    C20E_bit
        BANKMASK(CM2CON0),
    C20N
        @ (((unsigned) &
    C20N_bit
        BANKMASK(CM2CON0),
    C20UT
        @ (((unsigned) &

```

```

    CM2CON0)*8) + 6;
#define
    6
extern volatile __bit
    CM2CON0)*8) + 4;
#define
    4
extern volatile __bit
    CM2CON0)*8) + 2;
#define
    2
extern volatile __bit
    SRCON)*8) + 4;
#define
extern volatile __bit
    CM2CON1)*8) + 4;
#define
    4
extern volatile __bit
    CM2CON1)*8) + 0;
#define
    0
extern volatile __bit
    STATUS)*8) + 0;
#define
    0
extern volatile __bit
    PIE1)*8) + 2;
#define
extern volatile __bit
    PIR1)*8) + 2;
#define
extern volatile __bit
    CCP1CON)*8) + 0;
#define
    0
extern volatile __bit
    CCP1CON)*8) + 1;
#define
    1
extern volatile __bit
    CCP1CON)*8) + 2;
#define
    2
extern volatile __bit
    CCP1CON)*8) + 3;
#define
    3
extern volatile __bit
    CCP1CON)*8) + 5;
#define
    5
extern volatile __bit
    CCP1CON)*8) + 4;
#define
    4
extern volatile __bit
    PIE2)*8) + 0;
#define
extern volatile __bit
    C2OUT_bit
    C2POL
    C2POL_bit
    C2R
    C2R_bit
    C2REN
    C2REN_bit
    C2RSEL
    C2RSEL_bit
    C2SYNC
    C2SYNC_bit
    CARRY
    CARRY_bit
    CCP1IE
    CCP1IE_bit
    CCP1IF
    CCP1IF_bit
    CCP1M0
    CCP1M0_bit
    CCP1M1
    CCP1M1_bit
    CCP1M2
    CCP1M2_bit
    CCP1M3
    CCP1M3_bit
    CCP1X
    CCP1X_bit
    CCP1Y
    CCP1Y_bit
    CCP2IE
    CCP2IE_bit
    CCP2IF
    BANKMASK(CM2CON0),
    @ (((unsigned) &
    BANKMASK(CM2CON0),
    @ (((unsigned) &
    BANKMASK(CM2CON0),
    @ (((unsigned) &
    BANKMASK(SRCON), 4
    @ (((unsigned) &
    BANKMASK(CM2CON1),
    @ (((unsigned) &
    BANKMASK(CM2CON1),
    @ (((unsigned) &
    BANKMASK(STATUS),
    @ (((unsigned) &
    BANKMASK(PIE1), 2
    @ (((unsigned) &
    BANKMASK(PIR1), 2
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(CCP1CON),
    @ (((unsigned) &
    BANKMASK(PIE2), 0
    @ (((unsigned) &

```

```

    PIR2)*8) + 0;
#define
extern volatile __bit
    CCP2CON)*8) + 0;
#define
    0
extern volatile __bit
    CCP2CON)*8) + 1;
#define
    1
extern volatile __bit
    CCP2CON)*8) + 2;
#define
    2
extern volatile __bit
    CCP2CON)*8) + 3;
#define
    3
extern volatile __bit
    CCP2CON)*8) + 5;
#define
    5
extern volatile __bit
    CCP2CON)*8) + 4;
#define
    4
extern volatile __bit
    ADCON0)*8) + 2;
#define
    2
extern volatile __bit
    ADCON0)*8) + 3;
#define
    3
extern volatile __bit
    ADCON0)*8) + 4;
#define
    4
extern volatile __bit
    ADCON0)*8) + 5;
#define
    5
extern volatile __bit
    SSPSTAT)*8) + 6;
#define
    6
extern volatile __bit
    SSPCON)*8) + 4;
#define
    4
extern volatile __bit
    RCSTA)*8) + 4;
#define
extern volatile __bit
    TXSTA)*8) + 7;
#define
extern volatile __bit
    SSPSTAT)*8) + 5;
#define
    5
    CCP2IF_bit
    CCP2M0
    CCP2M0_bit
    CCP2M1
    CCP2M1_bit
    CCP2M2
    CCP2M2_bit
    CCP2M3
    CCP2M3_bit
    CCP2X
    CCP2X_bit
    CCP2Y
    CCP2Y_bit
    CHS0
    CHS0_bit
    CHS1
    CHS1_bit
    CHS2
    CHS2_bit
    CHS3
    CHS3_bit
    CKE
    CKE_bit
    CKP
    CKP_bit
    CREN
    CREN_bit
    CSRC
    CSRC_bit
    DATA_ADDRESS
    DATA_ADDRESS_bit
    BANKMASK(PIR2), 0
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(CCP2CON),
    @ (((unsigned) &
    BANKMASK(ADCON0),
    @ (((unsigned) &
    BANKMASK(ADCON0),
    @ (((unsigned) &
    BANKMASK(ADCON0),
    @ (((unsigned) &
    BANKMASK(ADCON0),
    @ (((unsigned) &
    BANKMASK(SSPSTAT),
    @ (((unsigned) &
    BANKMASK(SSPCON),
    @ (((unsigned) &
    BANKMASK(RCSTA), 4
    @ (((unsigned) &
    BANKMASK(TXSTA), 7
    @ (((unsigned) &
    BANKMASK(SSPSTAT),

```



```

extern volatile __bit
    STATUS)*8) + 1;
#define
    1
extern volatile __bit
    CCP1CON)*8) + 4;
#define
    4
extern volatile __bit
    CCP1CON)*8) + 5;
#define
    5
extern volatile __bit
    CCP2CON)*8) + 4;
#define
    4
extern volatile __bit
    CCP2CON)*8) + 5;
#define
    5
extern volatile __bit
    SSPSTAT)*8) + 5;
#define
    5
extern volatile __bit
    SSPSTAT)*8) + 5;
#define
    5
extern volatile __bit
    ECCPAS)*8) + 4;
#define
    4
extern volatile __bit
    ECCPAS)*8) + 5;
#define
    5
extern volatile __bit
    ECCPAS)*8) + 6;
#define
    6
extern volatile __bit
    ECCPAS)*8) + 7;
#define
    7
extern volatile __bit
    PIE2)*8) + 4;
#define
extern volatile __bit
    PIR2)*8) + 4;
#define
extern volatile __bit
    EECON1)*8) + 7;
#define
    7
extern volatile __bit
    RCSTA)*8) + 2;
#define
extern volatile __bit
    SRCON)*8) + 0;
#define

```

DC	@ (((unsigned) &
DC_bit	BANKMASK(STATUS),
DC1B0	@ (((unsigned) &
DC1B0_bit	BANKMASK(CCP1CON),
DC1B1	@ (((unsigned) &
DC1B1_bit	BANKMASK(CCP1CON),
DC2B0	@ (((unsigned) &
DC2B0_bit	BANKMASK(CCP2CON),
DC2B1	@ (((unsigned) &
DC2B1_bit	BANKMASK(CCP2CON),
D_A	@ (((unsigned) &
D_A_bit	BANKMASK(SSPSTAT),
D_nA	@ (((unsigned) &
D_nA_bit	BANKMASK(SSPSTAT),
ECCPAS0	@ (((unsigned) &
ECCPAS0_bit	BANKMASK(ECCPAS),
ECCPAS1	@ (((unsigned) &
ECCPAS1_bit	BANKMASK(ECCPAS),
ECCPAS2	@ (((unsigned) &
ECCPAS2_bit	BANKMASK(ECCPAS),
ECCPASE	@ (((unsigned) &
ECCPASE_bit	BANKMASK(ECCPAS),
EEIE	@ (((unsigned) &
EEIE_bit	BANKMASK(PIE2), 4
EEIF	@ (((unsigned) &
EEIF_bit	BANKMASK(PIR2), 4
EEPGD	@ (((unsigned) &
EEPGD_bit	BANKMASK(EECON1),
FERR	@ (((unsigned) &
FERR_bit	BANKMASK(RCSTA), 2
FVREN	@ (((unsigned) &
FVREN_bit	BANKMASK(SRCON), 0

```

extern volatile __bit
  SSPCON2)*8) + 7;
#define
  7
extern volatile __bit
  INTCON)*8) + 7;
#define
  7
extern volatile __bit
  ADCON0)*8) + 1;
#define
  1
extern volatile __bit
  ADCON0)*8) + 1;
#define
  1
extern volatile __bit
  ADCON0)*8) + 1;
#define
  1
extern volatile __bit
  OSCCON)*8) + 2;
#define
  2
extern volatile __bit
  SSPSTAT)*8) + 5;
#define
  5
extern volatile __bit
  SSPSTAT)*8) + 2;
#define
  2
extern volatile __bit
  SSPSTAT)*8) + 3;
#define
  3
extern volatile __bit
  SSPSTAT)*8) + 4;
#define
  4
extern volatile __bit
  INTCON)*8) + 4;
#define
  4
extern volatile __bit
  OPTION_REG)*8) + 6;
#define
  (OPTION_REG), 6
extern volatile __bit
  INTCON)*8) + 1;
#define
  1
extern volatile __bit
  IOCB)*8) + 0;
#define
extern volatile __bit
  IOCB)*8) + 1;
#define
extern volatile __bit
  IOCB)*8) + 2;

```

```

GCEN @ (((unsigned) &
GCEN_bit BANKMASK(SSPCON2),
GIE @ (((unsigned) &
GIE_bit BANKMASK(INTCON),
GO @ (((unsigned) &
GO_bit BANKMASK(ADCON0),
GO_DONE @ (((unsigned) &
GO_DONE_bit BANKMASK(ADCON0),
GO_nDONE @ (((unsigned) &
GO_nDONE_bit BANKMASK(ADCON0),
HTS @ (((unsigned) &
HTS_bit BANKMASK(OSCCON),
I2C_DATA @ (((unsigned) &
I2C_DATA_bit BANKMASK(SSPSTAT),
I2C_READ @ (((unsigned) &
I2C_READ_bit BANKMASK(SSPSTAT),
I2C_START @ (((unsigned) &
I2C_START_bit BANKMASK(SSPSTAT),
I2C_STOP @ (((unsigned) &
I2C_STOP_bit BANKMASK(SSPSTAT),
INTE @ (((unsigned) &
INTE_bit BANKMASK(INTCON),
INTEDG @ (((unsigned) &
INTEDG_bit BANKMASK
INTF @ (((unsigned) &
INTF_bit BANKMASK(INTCON),
IOCB0 @ (((unsigned) &
IOCB0_bit BANKMASK(IOCB), 0
IOCB1 @ (((unsigned) &
IOCB1_bit BANKMASK(IOCB), 1
IOCB2 @ (((unsigned) &

```

```

#define IOCB2_bit BANKMASK(IOCB), 2
extern volatile __bit @ (((unsigned) &
    IOCB)*8) + 3;
#define IOCB3_bit BANKMASK(IOCB), 3
extern volatile __bit @ (((unsigned) &
    IOCB)*8) + 4;
#define IOCB4_bit BANKMASK(IOCB), 4
extern volatile __bit @ (((unsigned) &
    IOCB)*8) + 5;
#define IOCB5_bit BANKMASK(IOCB), 5
extern volatile __bit @ (((unsigned) &
    IOCB)*8) + 6;
#define IOCB6_bit BANKMASK(IOCB), 6
extern volatile __bit @ (((unsigned) &
    IOCB)*8) + 7;
#define IOCB7_bit BANKMASK(IOCB), 7
extern volatile __bit @ (((unsigned) &
    OSCCON)*8) + 4;
#define IRCF0_bit BANKMASK(OSCCON),
    4
extern volatile __bit @ (((unsigned) &
    OSCCON)*8) + 5;
#define IRCF1_bit BANKMASK(OSCCON),
    5
extern volatile __bit @ (((unsigned) &
    OSCCON)*8) + 6;
#define IRCF2_bit BANKMASK(OSCCON),
    6
extern volatile __bit @ (((unsigned) &
    STATUS)*8) + 7;
#define IRP_bit BANKMASK(STATUS),
    7
extern volatile __bit @ (((unsigned) &
    OSCCON)*8) + 1;
#define LTS_bit BANKMASK(OSCCON),
    1
extern volatile __bit @ (((unsigned) &
    CM2CON1)*8) + 7;
#define MC10UT_bit BANKMASK(CM2CON1),
    7
extern volatile __bit @ (((unsigned) &
    CM2CON1)*8) + 6;
#define MC20UT_bit BANKMASK(CM2CON1),
    6
extern volatile __bit @ (((unsigned) &
    SSPMSK)*8) + 0;
#define MSK0_bit BANKMASK(SSPMSK),
    0
extern volatile __bit @ (((unsigned) &
    SSPMSK)*8) + 1;
#define MSK1_bit BANKMASK(SSPMSK),
    1
extern volatile __bit @ (((unsigned) &
    SSPMSK)*8) + 2;
#define MSK2_bit BANKMASK(SSPMSK),
    2
extern volatile __bit @ (((unsigned) &
    SSPMSK)*8) + 3;
#define MSK3_bit BANKMASK(SSPMSK),
    3

```

```

extern volatile __bit
  SSPMSK)*8) + 4;
#define
  4
extern volatile __bit
  SSPMSK)*8) + 5;
#define
  5
extern volatile __bit
  SSPMSK)*8) + 6;
#define
  6
extern volatile __bit
  SSPMSK)*8) + 7;
#define
  7
extern volatile __bit
  RCSTA)*8) + 1;
#define
extern volatile __bit
  PIE2)*8) + 7;
#define
extern volatile __bit
  PIR2)*8) + 7;
#define
extern volatile __bit
  OSCCON)*8) + 3;
#define
  3
extern volatile __bit
  CCP1CON)*8) + 6;
#define
  6
extern volatile __bit
  CCP1CON)*8) + 7;
#define
  7
extern volatile __bit
  PWM1CON)*8) + 0;
#define
  0
extern volatile __bit
  PWM1CON)*8) + 1;
#define
  1
extern volatile __bit
  PWM1CON)*8) + 2;
#define
  2
extern volatile __bit
  PWM1CON)*8) + 3;
#define
  3
extern volatile __bit
  PWM1CON)*8) + 4;
#define
  4
extern volatile __bit
  PWM1CON)*8) + 5;
#define
  5
extern volatile __bit
  MSK4
  @ (((unsigned) &
  BANKMASK(SSPMSK),
  MSK4_bit
  @ (((unsigned) &
  BANKMASK(SSPMSK),
  MSK5_bit
  @ (((unsigned) &
  BANKMASK(SSPMSK),
  MSK6_bit
  @ (((unsigned) &
  BANKMASK(SSPMSK),
  MSK7_bit
  @ (((unsigned) &
  BANKMASK(SSPMSK),
  OERR
  @ (((unsigned) &
  BANKMASK(RCSTA), 1
  OERR_bit
  OSFIE
  @ (((unsigned) &
  BANKMASK(PIE2), 7
  OSFIE_bit
  OSFIF
  @ (((unsigned) &
  BANKMASK(PIR2), 7
  OSFIF_bit
  OSTS
  @ (((unsigned) &
  BANKMASK(OSCCON),
  OSTS_bit
  P1M0
  @ (((unsigned) &
  BANKMASK(CCP1CON),
  P1M0_bit
  P1M1
  @ (((unsigned) &
  BANKMASK(CCP1CON),
  P1M1_bit
  PDC0
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC0_bit
  PDC1
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC1_bit
  PDC2
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC2_bit
  PDC3
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC3_bit
  PDC4
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC4_bit
  PDC5
  @ (((unsigned) &
  BANKMASK(PWM1CON),
  PDC5_bit

```

```

5
extern volatile __bit
  PWM1CON)*8) + 6;
#define
6
extern volatile __bit
  INTCON)*8) + 6;
#define
6
extern volatile __bit
  SSPCON2)*8) + 2;
#define
2
extern volatile __bit
  PWM1CON)*8) + 7;
#define
7
extern volatile __bit
  OPTION_REG)*8) + 0;
#define
  (OPTION_REG), 0
extern volatile __bit
  OPTION_REG)*8) + 1;
#define
  (OPTION_REG), 1
extern volatile __bit
  OPTION_REG)*8) + 2;
#define
  (OPTION_REG), 2
extern volatile __bit
  OPTION_REG)*8) + 3;
#define
  (OPTION_REG), 3
extern volatile __bit
  ECCPAS)*8) + 2;
#define
2
extern volatile __bit
  ECCPAS)*8) + 3;
#define
3
extern volatile __bit
  ECCPAS)*8) + 0;
#define
0
extern volatile __bit
  ECCPAS)*8) + 1;
#define
1
extern volatile __bit
  SRCON)*8) + 2;
#define
extern volatile __bit
  SRCON)*8) + 3;
#define
extern volatile __bit
  PORTA)*8) + 0;
#define
extern volatile __bit
  PORTA)*8) + 1;

PDC6 @ (((unsigned) &
PDC6_bit BANKMASK(PWM1CON),
PEIE @ (((unsigned) &
PEIE_bit BANKMASK(INTCON),
PEN @ (((unsigned) &
PEN_bit BANKMASK(SSPCON2),
PRSEN @ (((unsigned) &
PRSEN_bit BANKMASK(PWM1CON),
PS0 @ (((unsigned) &
PS0_bit BANKMASK
PS1 @ (((unsigned) &
PS1_bit BANKMASK
PS2 @ (((unsigned) &
PS2_bit BANKMASK
PSA @ (((unsigned) &
PSA_bit BANKMASK
PSSAC0 @ (((unsigned) &
PSSAC0_bit BANKMASK(ECCPAS),
PSSAC1 @ (((unsigned) &
PSSAC1_bit BANKMASK(ECCPAS),
PSSBD0 @ (((unsigned) &
PSSBD0_bit BANKMASK(ECCPAS),
PSSBD1 @ (((unsigned) &
PSSBD1_bit BANKMASK(ECCPAS),
PULSR @ (((unsigned) &
PULSR_bit BANKMASK(SRCON), 2
PULSS @ (((unsigned) &
PULSS_bit BANKMASK(SRCON), 3
RA0 @ (((unsigned) &
RA0_bit BANKMASK(PORTA), 0
RA1 @ (((unsigned) &

```

```

#define extern volatile __bit RA1_bit BANKMASK(PORTA), 1
    PORTA)*8) + 2; @ (((unsigned) &
#define extern volatile __bit RA2_bit BANKMASK(PORTA), 2
    PORTA)*8) + 3; @ (((unsigned) &
#define extern volatile __bit RA3_bit BANKMASK(PORTA), 3
    PORTA)*8) + 4; @ (((unsigned) &
#define extern volatile __bit RA4_bit BANKMASK(PORTA), 4
    PORTA)*8) + 5; @ (((unsigned) &
#define extern volatile __bit RA5_bit BANKMASK(PORTA), 5
    PORTA)*8) + 6; @ (((unsigned) &
#define extern volatile __bit RA6_bit BANKMASK(PORTA), 6
    PORTA)*8) + 7; @ (((unsigned) &
#define extern volatile __bit RA7_bit BANKMASK(PORTA), 7
    PORTB)*8) + 0; @ (((unsigned) &
#define extern volatile __bit RB0_bit BANKMASK(PORTB), 0
    PORTB)*8) + 1; @ (((unsigned) &
#define extern volatile __bit RB1_bit BANKMASK(PORTB), 1
    PORTB)*8) + 2; @ (((unsigned) &
#define extern volatile __bit RB2_bit BANKMASK(PORTB), 2
    PORTB)*8) + 3; @ (((unsigned) &
#define extern volatile __bit RB3_bit BANKMASK(PORTB), 3
    PORTB)*8) + 4; @ (((unsigned) &
#define extern volatile __bit RB4_bit BANKMASK(PORTB), 4
    PORTB)*8) + 5; @ (((unsigned) &
#define extern volatile __bit RB5_bit BANKMASK(PORTB), 5
    PORTB)*8) + 6; @ (((unsigned) &
#define extern volatile __bit RB6_bit BANKMASK(PORTB), 6
    PORTB)*8) + 7; @ (((unsigned) &
#define extern volatile __bit RB7_bit BANKMASK(PORTB), 7
    INTCON)*8) + 3; @ (((unsigned) &
#define extern volatile __bit RBIE_bit BANKMASK(INTCON),
    3 @ (((unsigned) &
#define extern volatile __bit RBIF BANKMASK(INTCON),
    INTCON)*8) + 0; @ (((unsigned) &
#define extern volatile __bit RBIF_bit BANKMASK(INTCON),
    0 @ (((unsigned) &
#define extern volatile __bit RC0 BANKMASK(PORTC), 0
    PORTC)*8) + 0; @ (((unsigned) &
#define extern volatile __bit RC0_bit BANKMASK(PORTC), 0
    PORTC)*8) + 1; @ (((unsigned) &
#define extern volatile __bit RC1_bit BANKMASK(PORTC), 1
    PORTC)*8) + 2; @ (((unsigned) &
#define extern volatile __bit RC2_bit BANKMASK(PORTC), 2

```

```

extern volatile __bit
    PORTC)*8) + 3;
#define
extern volatile __bit
    PORTC)*8) + 4;
#define
extern volatile __bit
    PORTC)*8) + 5;
#define
extern volatile __bit
    PORTC)*8) + 6;
#define
extern volatile __bit
    PORTC)*8) + 7;
#define
extern volatile __bit
    RCSTA)*8) + 6;
#define
extern volatile __bit
    RCSTA)*8) + 6;
#define
extern volatile __bit
    RCSTA)*8) + 0;
#define
extern volatile __bit
    SSPCON2)*8) + 3;
#define
    3
extern volatile __bit
    BAUDCTL)*8) + 6;
#define
    6
extern volatile __bit
    PIE1)*8) + 5;
#define
extern volatile __bit
    PIR1)*8) + 5;
#define
extern volatile __bit
    EECON1)*8) + 0;
#define
    0
extern volatile __bit
    PORTE)*8) + 3;
#define
extern volatile __bit
    SSPSTAT)*8) + 2;
#define
    2
extern volatile __bit
    STATUS)*8) + 5;
#define
    5
extern volatile __bit
    STATUS)*8) + 6;
#define
    6
extern volatile __bit
    SSPCON2)*8) + 1;
#define
    RC3
    @ (((unsigned) &
    RC3_bit
    BANKMASK(PORTC), 3
    RC4
    @ (((unsigned) &
    RC4_bit
    BANKMASK(PORTC), 4
    RC5
    @ (((unsigned) &
    RC5_bit
    BANKMASK(PORTC), 5
    RC6
    @ (((unsigned) &
    RC6_bit
    BANKMASK(PORTC), 6
    RC7
    @ (((unsigned) &
    RC7_bit
    BANKMASK(PORTC), 7
    RC8_9
    @ (((unsigned) &
    RC8_9_bit
    BANKMASK(RCSTA), 6
    RC9
    @ (((unsigned) &
    RC9_bit
    BANKMASK(RCSTA), 6
    RCD8
    @ (((unsigned) &
    RCD8_bit
    BANKMASK(RCSTA), 0
    RCEN
    @ (((unsigned) &
    RCEN_bit
    BANKMASK(SSPCON2),
    RCIDL
    @ (((unsigned) &
    RCIDL_bit
    BANKMASK(BAUDCTL),
    RCIE
    @ (((unsigned) &
    RCIE_bit
    BANKMASK(PIE1), 5
    RCIF
    @ (((unsigned) &
    RCIF_bit
    BANKMASK(PIR1), 5
    RD
    @ (((unsigned) &
    RD_bit
    BANKMASK(EECON1),
    RE3
    @ (((unsigned) &
    RE3_bit
    BANKMASK(PORTE), 3
    READ_WRITE
    @ (((unsigned) &
    READ_WRITE_bit
    BANKMASK(SSPSTAT),
    RP0
    @ (((unsigned) &
    RP0_bit
    BANKMASK(STATUS),
    RP1
    @ (((unsigned) &
    RP1_bit
    BANKMASK(STATUS),
    RSEN
    @ (((unsigned) &
    RSEN_bit
    BANKMASK(SSPCON2),

```



```

1
extern volatile __bit
  RCSTA)*8) + 6;
#define
extern volatile __bit
  RCSTA)*8) + 0;
#define
extern volatile __bit
  SSPSTAT)*8) + 2;
#define
2
extern volatile __bit
  SSPSTAT)*8) + 2;
#define
2
extern volatile __bit
  PCON)*8) + 4;
#define
extern volatile __bit
  BAUDCTL)*8) + 4;
#define
4
extern volatile __bit
  OSCCON)*8) + 0;
#define
0
extern volatile __bit
  SSPCON2)*8) + 0;
#define
0
extern volatile __bit
  TXSTA)*8) + 3;
#define
extern volatile __bit
  SSPSTAT)*8) + 7;
#define
7
extern volatile __bit
  RCSTA)*8) + 7;
#define
extern volatile __bit
  SRCON)*8) + 6;
#define
extern volatile __bit
  SRCON)*8) + 7;
#define
extern volatile __bit
  RCSTA)*8) + 5;
#define
extern volatile __bit
  SSPCON)*8) + 5;
#define
5
extern volatile __bit
  PIE1)*8) + 3;
#define
extern volatile __bit
  PIR1)*8) + 3;
#define
extern volatile __bit
  RX9
  @ (((unsigned) &
    BANKMASK(RCSTA), 6
  @ (((unsigned) &
    BANKMASK(RCSTA), 0
  @ (((unsigned) &
    BANKMASK(SSPSTAT),
  @ (((unsigned) &
    BANKMASK(SSPSTAT),
  @ (((unsigned) &
    BANKMASK(PCON), 4
  @ (((unsigned) &
    BANKMASK(BAUDCTL),
  @ (((unsigned) &
    BANKMASK(OSCCON),
  @ (((unsigned) &
    BANKMASK(SSPCON2),
  @ (((unsigned) &
    BANKMASK(TXSTA), 3
  @ (((unsigned) &
    BANKMASK(SSPSTAT),
  @ (((unsigned) &
    BANKMASK(RCSTA), 7
  @ (((unsigned) &
    BANKMASK(SRCON), 6
  @ (((unsigned) &
    BANKMASK(SRCON), 7
  @ (((unsigned) &
    BANKMASK(RCSTA), 5
  @ (((unsigned) &
    BANKMASK(SSPCON),
  @ (((unsigned) &
    BANKMASK(PIE1), 3
  @ (((unsigned) &
    BANKMASK(PIR1), 3
  @ (((unsigned) &
    RX9_bit
    RX9D
    RX9D_bit
    R_W
    R_W_bit
    R_nW
    R_nW_bit
    SBOREN
    SBOREN_bit
    SCKP
    SCKP_bit
    SCS
    SCS_bit
    SEN
    SEN_bit
    SENDB
    SENDB_bit
    SMP
    SMP_bit
    SPEN
    SPEN_bit
    SR0
    SR0_bit
    SR1
    SR1_bit
    SREN
    SREN_bit
    SSPEN
    SSPEN_bit
    SSPIE
    SSPIE_bit
    SSPIF
    SSPIF_bit
    SSPM0

```

```

    SSPCON)*8) + 0;
#define
    0
extern volatile __bit
    SSPCON)*8) + 1;
#define
    1
extern volatile __bit
    SSPCON)*8) + 2;
#define
    2
extern volatile __bit
    SSPCON)*8) + 3;
#define
    3
extern volatile __bit
    SSPCON)*8) + 6;
#define
    6
extern volatile __bit
    PSTRCON)*8) + 0;
#define
    0
extern volatile __bit
    PSTRCON)*8) + 1;
#define
    1
extern volatile __bit
    PSTRCON)*8) + 2;
#define
    2
extern volatile __bit
    PSTRCON)*8) + 3;
#define
    3
extern volatile __bit
    PSTRCON)*8) + 4;
#define
    4
extern volatile __bit
    WDTCON)*8) + 0;
#define
    0
extern volatile __bit
    TXSTA)*8) + 4;
#define
extern volatile __bit
    OPTION_REG)*8) + 5;
#define
    (OPTION_REG), 5
extern volatile __bit
    INTCON)*8) + 5;
#define
    5
extern volatile __bit
    INTCON)*8) + 2;
#define
    2
extern volatile __bit
    OPTION_REG)*8) + 4;
    SSPM0_bit        BANKMASK(SSPCON),
    SSPM1            @ (((unsigned) &
    SSPM1_bit        BANKMASK(SSPCON),
    SSPM2            @ (((unsigned) &
    SSPM2_bit        BANKMASK(SSPCON),
    SSPM3            @ (((unsigned) &
    SSPM3_bit        BANKMASK(SSPCON),
    SSPOV            @ (((unsigned) &
    SSPOV_bit        BANKMASK(SSPCON),
    STRA            @ (((unsigned) &
    STRA_bit         BANKMASK(PSTRCON),
    STRB            @ (((unsigned) &
    STRB_bit         BANKMASK(PSTRCON),
    STRC            @ (((unsigned) &
    STRC_bit         BANKMASK(PSTRCON),
    STRD            @ (((unsigned) &
    STRD_bit         BANKMASK(PSTRCON),
    STRSYNC         @ (((unsigned) &
    STRSYNC_bit     BANKMASK(PSTRCON),
    SWDTEN          @ (((unsigned) &
    SWDTEN_bit      BANKMASK(WDTCON),
    SYNC            @ (((unsigned) &
    SYNC_bit        BANKMASK(TXSTA), 4
    T0CS            @ (((unsigned) &
    T0CS_bit        BANKMASK
    T0IE            @ (((unsigned) &
    T0IE_bit        BANKMASK(INTCON),
    T0IF            @ (((unsigned) &
    T0IF_bit        BANKMASK(INTCON),
    T0SE            @ (((unsigned) &

```

```

#define
    (OPTION_REG), 4
extern volatile __bit
    T1CON)*8) + 4;
#define
extern volatile __bit
    T1CON)*8) + 5;
#define
extern volatile __bit
    T1CON)*8) + 7;
#define
extern volatile __bit
    T1CON)*8) + 7;
#define
extern volatile __bit
    CM2CON1)*8) + 1;
#define
    1
extern volatile __bit
    T1CON)*8) + 2;
#define
extern volatile __bit
    T1CON)*8) + 3;
#define
extern volatile __bit
    T1CON)*8) + 2;
#define
extern volatile __bit
    T2CON)*8) + 0;
#define
extern volatile __bit
    T2CON)*8) + 1;
#define
extern volatile __bit
    INTCON)*8) + 5;
#define
    5
extern volatile __bit
    INTCON)*8) + 2;
#define
    2
extern volatile __bit
    T1CON)*8) + 1;
#define
extern volatile __bit
    T1CON)*8) + 6;
#define
extern volatile __bit
    PIE1)*8) + 0;
#define
extern volatile __bit
    PIR1)*8) + 0;
#define
extern volatile __bit
    T1CON)*8) + 0;
#define
extern volatile __bit
    PIE1)*8) + 1;
#define
extern volatile __bit

T0SE_bit
T1CKPS0
T1CKPS0_bit
T1CKPS1
T1CKPS1_bit
T1GINV
T1GINV_bit
T1GIV
T1GIV_bit
T1GSS
T1GSS_bit
T1INSYNC
T1INSYNC_bit
T10SCEN
T10SCEN_bit
T1SYNC
T1SYNC_bit
T2CKPS0
T2CKPS0_bit
T2CKPS1
T2CKPS1_bit
TMR0IE
TMR0IE_bit
TMR0IF
TMR0IF_bit
TMR1CS
TMR1CS_bit
TMR1GE
TMR1GE_bit
TMR1IE
TMR1IE_bit
TMR1IF
TMR1IF_bit
TMR10N
TMR10N_bit
TMR2IE
TMR2IE_bit
TMR2IF

BANKMASK
@ (((unsigned) &
BANKMASK(T1CON), 4
@ (((unsigned) &
BANKMASK(T1CON), 5
@ (((unsigned) &
BANKMASK(T1CON), 7
@ (((unsigned) &
BANKMASK(T1CON), 7
@ (((unsigned) &
BANKMASK(CM2CON1),
@ (((unsigned) &
BANKMASK(T1CON), 2
@ (((unsigned) &
BANKMASK(T1CON), 3
@ (((unsigned) &
BANKMASK(T1CON), 2
@ (((unsigned) &
BANKMASK(T2CON), 0
@ (((unsigned) &
BANKMASK(T2CON), 1
@ (((unsigned) &
BANKMASK(INTCON),
@ (((unsigned) &
BANKMASK(INTCON),
@ (((unsigned) &
BANKMASK(T1CON), 1
@ (((unsigned) &
BANKMASK(T1CON), 6
@ (((unsigned) &
BANKMASK(PIE1), 0
@ (((unsigned) &
BANKMASK(PIR1), 0
@ (((unsigned) &
BANKMASK(T1CON), 0
@ (((unsigned) &
BANKMASK(PIE1), 1
@ (((unsigned) &

```



```

    TRISB)*8) + 6;
#define
extern volatile __bit
    TRISB)*8) + 7;
#define
extern volatile __bit
    TRISC)*8) + 0;
#define
extern volatile __bit
    TRISC)*8) + 1;
#define
extern volatile __bit
    TRISC)*8) + 2;
#define
extern volatile __bit
    TRISC)*8) + 3;
#define
extern volatile __bit
    TRISC)*8) + 4;
#define
extern volatile __bit
    TRISC)*8) + 5;
#define
extern volatile __bit
    TRISC)*8) + 6;
#define
extern volatile __bit
    TRISC)*8) + 7;
#define
extern volatile __bit
    TRISE)*8) + 3;
#define
extern volatile __bit
    TXSTA)*8) + 1;
#define
extern volatile __bit
    OSCTUNE)*8) + 0;
#define
    0
extern volatile __bit
    OSCTUNE)*8) + 1;
#define
    1
extern volatile __bit
    OSCTUNE)*8) + 2;
#define
    2
extern volatile __bit
    OSCTUNE)*8) + 3;
#define
    3
extern volatile __bit
    OSCTUNE)*8) + 4;
#define
    4
extern volatile __bit
    TXSTA)*8) + 6;
#define
extern volatile __bit
    TXSTA)*8) + 6;
    TRISB6_bit
    TRISB7
    TRISB7_bit
    TRISC0
    TRISC0_bit
    TRISC1
    TRISC1_bit
    TRISC2
    TRISC2_bit
    TRISC3
    TRISC3_bit
    TRISC4
    TRISC4_bit
    TRISC5
    TRISC5_bit
    TRISC6
    TRISC6_bit
    TRISC7
    TRISC7_bit
    TRISE3
    TRISE3_bit
    TRMT
    TRMT_bit
    TUN0
    TUN0_bit
    TUN1
    TUN1_bit
    TUN2
    TUN2_bit
    TUN3
    TUN3_bit
    TUN4
    TUN4_bit
    TX8_9
    TX8_9_bit
    TX9
    BANKMASK(TRISB), 6
    @ (((unsigned) &
    BANKMASK(TRISB), 7
    @ (((unsigned) &
    BANKMASK(TRISC), 0
    @ (((unsigned) &
    BANKMASK(TRISC), 1
    @ (((unsigned) &
    BANKMASK(TRISC), 2
    @ (((unsigned) &
    BANKMASK(TRISC), 3
    @ (((unsigned) &
    BANKMASK(TRISC), 4
    @ (((unsigned) &
    BANKMASK(TRISC), 5
    @ (((unsigned) &
    BANKMASK(TRISC), 6
    @ (((unsigned) &
    BANKMASK(TRISC), 7
    @ (((unsigned) &
    BANKMASK(TRISE), 3
    @ (((unsigned) &
    BANKMASK(TXSTA), 1
    @ (((unsigned) &
    BANKMASK(OSCTUNE),
    @ (((unsigned) &
    BANKMASK(OSCTUNE),
    @ (((unsigned) &
    BANKMASK(OSCTUNE),
    @ (((unsigned) &
    BANKMASK(OSCTUNE),
    @ (((unsigned) &
    BANKMASK(OSCTUNE),
    @ (((unsigned) &
    BANKMASK(TXSTA), 6
    @ (((unsigned) &

```

```

#define
extern volatile __bit
    TXSTA)*8) + 0;
#define
extern volatile __bit
    TXSTA)*8) + 0;
#define
extern volatile __bit
    TXSTA)*8) + 5;
#define
extern volatile __bit
    PIE1)*8) + 4;
#define
extern volatile __bit
    PIR1)*8) + 4;
#define
extern volatile __bit
    SSPSTAT)*8) + 1;
#define
    1
extern volatile __bit
    PCON)*8) + 5;
#define
extern volatile __bit
    PIE2)*8) + 2;
#define
extern volatile __bit
    PIR2)*8) + 2;
#define
extern volatile __bit
    ADCON1)*8) + 4;
#define
    4
extern volatile __bit
    ADCON1)*8) + 5;
#define
    5
extern volatile __bit
    VRCON)*8) + 0;
#define
extern volatile __bit
    VRCON)*8) + 1;
#define
extern volatile __bit
    VRCON)*8) + 2;
#define
extern volatile __bit
    VRCON)*8) + 3;
#define
extern volatile __bit
    VRCON)*8) + 7;
#define
extern volatile __bit
    VRCON)*8) + 6;
#define
extern volatile __bit
    VRCON)*8) + 5;
#define
extern volatile __bit
    VRCON)*8) + 4;

TX9_bit
TX9D
    BANKMASK(TXSTA), 6
    @ (((unsigned) &

TX9D_bit
TXD8
    BANKMASK(TXSTA), 0
    @ (((unsigned) &

TXD8_bit
TXEN
    BANKMASK(TXSTA), 0
    @ (((unsigned) &

TXEN_bit
TXIE
    BANKMASK(TXSTA), 5
    @ (((unsigned) &

TXIE_bit
TXIF
    BANKMASK(PIE1), 4
    @ (((unsigned) &

TXIF_bit
UA
    BANKMASK(PIR1), 4
    @ (((unsigned) &

UA_bit
    BANKMASK(SSPSTAT),
    @ (((unsigned) &

ULPWUE
    @ (((unsigned) &

ULPWUE_bit
ULPWUIE
    BANKMASK(PCON), 5
    @ (((unsigned) &

ULPWUIE_bit
ULPWUIF
    BANKMASK(PIE2), 2
    @ (((unsigned) &

ULPWUIF_bit
VCFG0
    BANKMASK(PIR2), 2
    @ (((unsigned) &

VCFG0_bit
    BANKMASK(ADCON1),
    @ (((unsigned) &

VCFG1
    @ (((unsigned) &

VCFG1_bit
    BANKMASK(ADCON1),
    @ (((unsigned) &

VR0
    @ (((unsigned) &

VR0_bit
VR1
    BANKMASK(VRCON), 0
    @ (((unsigned) &

VR1_bit
VR2
    BANKMASK(VRCON), 1
    @ (((unsigned) &

VR2_bit
VR3
    BANKMASK(VRCON), 2
    @ (((unsigned) &

VR3_bit
VREN
    BANKMASK(VRCON), 3
    @ (((unsigned) &

VREN_bit
VROE
    BANKMASK(VRCON), 7
    @ (((unsigned) &

VROE_bit
VRR
    BANKMASK(VRCON), 6
    @ (((unsigned) &

VRR_bit
VRSS
    BANKMASK(VRCON), 5
    @ (((unsigned) &

```



```

#define extern volatile __bit
        SSPCON)*8) + 7;
#define 7
extern volatile __bit
        WDTCON)*8) + 1;
#define 1
extern volatile __bit
        WDTCON)*8) + 2;
#define 2
extern volatile __bit
        WDTCON)*8) + 3;
#define 3
extern volatile __bit
        WDTCON)*8) + 4;
#define 4
extern volatile __bit
        WPUB)*8) + 0;
#define extern volatile __bit
        WPUB)*8) + 1;
#define extern volatile __bit
        WPUB)*8) + 2;
#define extern volatile __bit
        WPUB)*8) + 3;
#define extern volatile __bit
        WPUB)*8) + 4;
#define extern volatile __bit
        WPUB)*8) + 5;
#define extern volatile __bit
        WPUB)*8) + 6;
#define extern volatile __bit
        WPUB)*8) + 7;
#define extern volatile __bit
        EECON1)*8) + 1;
#define 1
extern volatile __bit
        EECON1)*8) + 2;
#define 2
extern volatile __bit
        EECON1)*8) + 3;
#define 3
extern volatile __bit
        BAUDCTL)*8) + 1;
#define
        VRSS_bit
        WCOL
        WCOL_bit
        WDTPS0
        WDTPS0_bit
        WDTPS1
        WDTPS1_bit
        WDTPS2
        WDTPS2_bit
        WDTPS3
        WDTPS3_bit
        WPUB0
        WPUB0_bit
        WPUB1
        WPUB1_bit
        WPUB2
        WPUB2_bit
        WPUB3
        WPUB3_bit
        WPUB4
        WPUB4_bit
        WPUB5
        WPUB5_bit
        WPUB6
        WPUB6_bit
        WPUB7
        WPUB7_bit
        WR
        WR_bit
        WREN
        WREN_bit
        WRERR
        WRERR_bit
        WUE
        WUE_bit
        BANKMASK(VRCON), 4
        @ (((unsigned) &
        BANKMASK(SSPCON),
        @ (((unsigned) &
        BANKMASK(WDTCON),
        @ (((unsigned) &
        BANKMASK(WDTCON),
        @ (((unsigned) &
        BANKMASK(WDTCON),
        @ (((unsigned) &
        BANKMASK(WDTCON),
        @ (((unsigned) &
        BANKMASK(WDTCON),
        @ (((unsigned) &
        BANKMASK(WPUB), 0
        @ (((unsigned) &
        BANKMASK(WPUB), 1
        @ (((unsigned) &
        BANKMASK(WPUB), 2
        @ (((unsigned) &
        BANKMASK(WPUB), 3
        @ (((unsigned) &
        BANKMASK(WPUB), 4
        @ (((unsigned) &
        BANKMASK(WPUB), 5
        @ (((unsigned) &
        BANKMASK(WPUB), 6
        @ (((unsigned) &
        BANKMASK(WPUB), 7
        @ (((unsigned) &
        BANKMASK(EECON1),
        @ (((unsigned) &
        BANKMASK(EECON1),
        @ (((unsigned) &
        BANKMASK(EECON1),
        @ (((unsigned) &
        BANKMASK(BAUDCTL),

```



```

1
extern volatile __bit
  STATUS)*8) + 2;
#define
2
extern volatile __bit
  SSPSTAT)*8) + 5;
#define
5
extern volatile __bit
  SSPSTAT)*8) + 5;
#define
5
extern volatile __bit
  PCON)*8) + 0;
#define
extern volatile __bit
  PCON)*8) + 0;
#define
extern volatile __bit
  ADCON0)*8) + 1;
#define
1
extern volatile __bit
  STATUS)*8) + 3;
#define
3
extern volatile __bit
  PCON)*8) + 1;
#define
extern volatile __bit
  OPTION_REG)*8) + 7;
#define
  (OPTION_REG), 7
extern volatile __bit
  RCSTA)*8) + 6;
#define
extern volatile __bit
  T1CON)*8) + 2;
#define
extern volatile __bit
  STATUS)*8) + 4;
#define
4
extern volatile __bit
  TXSTA)*8) + 6;
#define
extern volatile __bit
  SSPSTAT)*8) + 2;
#define
2
extern volatile __bit
  SSPSTAT)*8) + 2;
#define
2

extern volatile __bit
  ZERO @ (((unsigned) &
ZERO_bit BANKMASK(STATUS),
extern volatile __bit
  nA @ (((unsigned) &
nA_bit BANKMASK(SSPSTAT),
extern volatile __bit
  nADDRESS @ (((unsigned) &
nADDRESS_bit BANKMASK(SSPSTAT),
extern volatile __bit
  nB0 @ (((unsigned) &
nB0_bit BANKMASK(PCON), 0
extern volatile __bit
  nBOR @ (((unsigned) &
nBOR_bit BANKMASK(PCON), 0
extern volatile __bit
  nDONE @ (((unsigned) &
nDONE_bit BANKMASK(ADCON0),
extern volatile __bit
  nPD @ (((unsigned) &
nPD_bit BANKMASK(STATUS),
extern volatile __bit
  nPOR @ (((unsigned) &
nPOR_bit BANKMASK(PCON), 1
extern volatile __bit
  nRBPU @ (((unsigned) &
nRBPU_bit BANKMASK
extern volatile __bit
  nRC8 @ (((unsigned) &
nRC8_bit BANKMASK(RCSTA), 6
extern volatile __bit
  nT1SYNC @ (((unsigned) &
nT1SYNC_bit BANKMASK(T1CON), 2
extern volatile __bit
  nT0 @ (((unsigned) &
nT0_bit BANKMASK(STATUS),
extern volatile __bit
  nTX8 @ (((unsigned) &
nTX8_bit BANKMASK(TXSTA), 6
extern volatile __bit
  nW @ (((unsigned) &
nW_bit BANKMASK(SSPSTAT),
extern volatile __bit
  nWRITE @ (((unsigned) &
nWRITE_bit BANKMASK(SSPSTAT),
#endif // _PIC16F886_H_

```