# Digital <br> Fundamentals 

Tenth Edition
Floyd



The NOT operation (complement) is shown with an overbar. Thus, the Boolean expression for an inverter is $X=\bar{A}$.



The AND operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the AND operation is written as $X=A \cdot B$ or $X=A B$.




The OR operation is shown with a plus sign $(+)$ between the variables. Thus, the OR operation is written as $X=A+B$.








| The XOR Gate $\begin{gathered}A \\ B\end{gathered}-L$ |  |
| :---: | :---: |
| The XOR gate produces a HIGH out inputs are at opposite logic levels. |  |
| Inputs | Output |
| $A$ $B$ <br> 0  | $X$ |
| 0 0 | 0 |
| $0 \quad 1$ | 1 |
| 10 | 1 |
| 11 | 0 |

The XOR operation is written as $X=\bar{A} B+A \bar{B}$.
Alternatively, it can be written with a circled plus sign between the variables as $X=A \oplus B$.


## The XNOR Gate



The XNOR gate produces a HIGH output only when both inputs are at the same logic level. The truth table is

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

The XNOR operation shown as $X=\bar{A} \bar{B}+A B$. Alternatively, the XNOR operation can be shown with a circled dot between the variables. Thus, it can be shown as $X=A \odot B$.



Two major fixed function logic families are TTL and CMOS. A third technology is BiCMOS, which combines the first two. Packaging for fixed function logic is shown.


DIP package


SOIC package

## Fixed Function Logic

## Some common gate configurations are shown.


$12 \sqrt{4} 4 \sqrt[6]{6 \pi}$
'00
$V_{c c}$

'10
$\mathrm{V}_{\mathrm{cc}}$

'27

$\sqrt{14} \sqrt{13}|\sqrt{12}| 11|\sqrt{10 \mid}|$| $9 \mid$ | 8 |
| :--- | :--- |


'02
$V_{c c}$

'11

'30

'04
$v_{c c}$

'20

'32


'08


| 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

'21



## Fixed Function Logic

Logic symbols show the gates and associated pin numbers.


## Fixed Function Logic

Data sheets include limits and conditions set by the manufacturer as well as DC and AC characteristics. For example, some maximum ratings for a 74 HC 00 A are: MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 V | V |
| $V_{\text {in }}$ | DC InputVoltage (Referenced to GND) | -0.5 to $\mathrm{lcc}^{+0.5 \mathrm{~V}}$ | V |
| $V_{\text {out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to Vce +0.5 V | V |
| 1 in | DC Input Current, per pin | $\pm 20$ | mA |
| Iout | DC Output Current, per pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, Vec and GND pins | $\pm 50$ | mA |
| P | Power Dissipation in Still Air, Plastic or Ceramic DIP $\dagger$ <br> SOIC Package $\dagger$ <br> TSSOP Package $\dagger$ | $\begin{aligned} & 750 \\ & 500 \\ & 450 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {sta }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC, or TSSOP Package Ceramic DIP | $\begin{aligned} & 260 \\ & 300 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |





## Selected Key Terms

Inverter A logic circuit that inverts or complements its inputs.

Truth table A table showing the inputs and corresponding output(s) of a logic circuit.

Timing A diagram of waveforms showing the proper time diagram relationship of all of the waveforms.

Boolean The mathematics of logic circuits. algebra

AND gate A logic gate that produces a HIGH output only when all of its inputs are HIGH.

## Selected Key Terms

OR gate A logic gate that produces a HIGH output when one or more inputs are HIGH.

NAND gate A logic gate that produces a LOW output only when all of its inputs are HIGH.

NOR gate A logic gate that produces a LOW output when one or more inputs are HIGH.

Exclusive-OR A logic gate that produces a HIGH output only gate when its two inputs are at opposite levels.

Exclusive-NOR A logic gate that produces a LOW output only gate when its two inputs are at opposite levels.

## Quiz

1. The truth table for a 2-input AND gate is

b.

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Quiz

2. The truth table for a 2-input NOR gate is

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
|  |  |  |
| Inputs |  | Output |
|  | $A$ | $B$ |
| 0 | 0 | 0 |
|  | 0 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

b.

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Quiz

3. The truth table for a 2-input XOR gate is

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
|  |  |  |
| Inputs |  | Output |
|  | $A$ | $B$ |
| 0 | 0 | 0 |
|  | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

b.

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $X$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Quiz

4. The symbol ${ }_{B}^{A}-\geq 1 \quad \begin{aligned} & X \\ & \text { is for a(n) }\end{aligned}$
a. OR gate
b. AND gate
c. NOR gate
d. XOR gate

## Quiz

5. The symbol ${ }_{B}^{A}-S^{X}$ is for a(n)
a. OR gate
b. AND gate
c. NOR gate
d. XOR gate

## Quiz

6. A logic gate that produces a HIGH output only when all of its inputs are HIGH is a(n)
a. OR gate
b. AND gate
c. NOR gate
d. NAND gate

## Quiz

7. The expression $X=A \oplus B$ means
a. $A$ OR $B$
b. $A$ AND $B$
c. $A$ XOR $B$
d. $A$ XNOR $B$

## Quiz

8. A 2-input gate produces the output shown. ( $X$ represents the output.) This is a(n)
a. OR gate
b. AND gate
c. NOR gate
d. NAND gate


## Quin

9. A 2 -input gate produces a HIGH output only when the inputs agree. This type of gate is a(n)
a. OR gate
b. AND gate
c. NOR gate
d. XNOR gate

## Quiz

10. The required logic for a PLD can be specified in an Hardware Description Language by
a. text entry
b. schematic entry
c. state diagrams
d. all of the above

## Quiz

## Answers:

1. c 6. b
2. b
3. c
4. a
5. d
6. a
7. d
8. d 10. d
