
Digital Fundamentals

Tenth Edition


Floyd







00





The inverter performs the Boolean **NOT** operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW.

Input	Output
A	X
LOW (0) HIGH (1)	HIGH (1) LOW(0)

The **NOT** operation (complement) is shown with an overbar. Thus, the Boolean expression for an inverter is $X = \overline{A}$.

Floyd, Digital Fundamentals, 10th ed






The **AND gate** produces a HIGH output when all inputs are HIGH; otherwise, the output is LOW. For a 2-input gate,

the truth table is

Inputs		Output
A	В	X
0	0	0
0	1	0
1	0	0
1	1	1

The **AND** operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the AND operation is written as $X = A \cdot B$ or X = AB.

Floyd, Digital Fundamentals, 10th ed



The AND operation is used in computer programming as a selective mask. If you want to retain certain bits of a binary number but reset the other bits to 0, you could set a mask with 1's in the position of the retained bits.

If the binary number 10100011 is ANDed with the mask 00001111, what is the result? 00000011


Floyd, Digital Fundamentals, 10th ed




The AND Gate

00

A Multisim circuit is shown. XWG1 is a word generator set in the count down mode. XLA1 is a logic analyzer with the output of the AND gate connected to first (upper) line of the analyzer. What signal do you expect to on this line?






if all inputs are LOW, the output is LOW. For a 2-input gate,

the truth table is

Inputs		Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	1

The **OR** operation is shown with a plus sign (+) between the variables. Thus, the OR operation is written as X = A + B.

Floyd, Digital Fundamentals, 10th ed



The OR operation can be used in computer programming to set certain bits of a binary number to 1.

> ASCII letters have a 1 in the bit 5 position for lower case letters and a 0 in this position for capitals. (Bit positions are numbered from right to left starting with 0.) What will be the result if you OR an ASCII letter with the 8-bit mask 00100000?

The resulting letter will be lower case.

Floyd, Digital Fundamentals, 10th ed




The OR Gate


U1A


100

A Multisim circuit is shown. XWG1 is a word generator set **Example** to count down. XLA1 is a logic analyzer with the output connected to first (top) line of the analyzer. The three 2-input OR gates act as a single 4-input gate. What signal do you expect on the output line?

XLA1








The **NAND gate** produces a LOW output when all inputs are HIGH; otherwise, the output is HIGH. For a 2-input

gate, the truth table is

Inputs		Output
A	В	X
0	0	1
0	1	1
1	0	1
1	1	0

The **NAND** operation is shown with a dot between the variables and an overbar covering them. Thus, the NAND operation is written as $X = \overline{A \cdot B}$ (Alternatively, $X = \overline{AB}$.)

Floyd, Digital Fundamentals, 10th ed




Floyd, Digital Fundamentals, 10th ed




The NAND Gate

00

A Multisim circuit is shown. XWG1 is a word generator set in the count up mode. A four-channel oscilloscope monitors the inputs and output. What output signal do you expect to see?







The **NOR gate** produces a LOW output if any input is HIGH; if all inputs are HIGH, the output is LOW. For a 2-input gate, the truth table is

Inputs		Output
A	В	X
0	0	1
0	1	0
1	0	0
1	1	0

The **NOR** operation is shown with a plus sign (+) between the variables and an overbar covering them. Thus, the NOR operation is written as $X = \overline{A + B}$.

Floyd, Digital Fundamentals, 10th ed






inputs are at opposite logic levels. The truth table is

Inputs	Output
A B	X
0 0	0
0 1	1
1 0	1
1 1	0


The **XOR** operation is written as $X = \overline{AB} + A\overline{B}$. Alternatively, it can be written with a circled plus sign between the variables as $X = A \bigoplus B$.

Floyd, Digital Fundamentals, 10th ed



There is no change in the output.


Floyd, Digital Fundamentals, 10th ed



1 1 1
The XNOR operation shown as $X = \overline{AB} + AB$. Alternatively,
the XNOR operation can be shown with a circled dot
between the variables. Thus, it can be shown as $X = A \bigcirc B$.

()

Floyd, Digital Fundamentals, 10th ed



The output will be inverted.


Floyd, Digital Fundamentals, 10th ed




Fixed Function Logic

100

Two major fixed function logic families are TTL and CMOS. A third technology is BiCMOS, which combines the first two. Packaging for fixed function logic is shown.








Fixed Function Logic

100

Logic symbols show the gates and associated pin numbers.



Floyd, Digital Fundamentals, 10th ed



Fixed Function Logic

100

Data sheets include limits and conditions set by the manufacturer as well as DC and AC characteristics. For example, some maximum ratings for a 74HC00A are:

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0 V	V
Vin	DC InputVoltage (Referenced to GND)	−0.5 to V _{CC} +0.5 V	V
V _{out}	DC Output Voltage (Referenced to GND)	– 0.5 to V _{CC} +0.5 V	(V
lin	DC Input Current, per pin	±20	mA
l _{out}	DC Output Current, per pin	±25	mA
I _{CC}	DC Supply Current, V_{CC} and GND pins	±50	mA
Pb	Power Dissipation in Still Air, Plastic or Ceramic DIP +	750	mW
	SOIC Package †	500	
	TSSOP Package †	450	
T _{stq}	Storage Temperature	–65 to + 150	⊃°
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	Plastic DIP, SOIC, or TSSOP Package	260	
	Ceramic DIP	300	


Floyd, Digital Fundamentals, 10th ed

Summary

Programmable Logic

100

A Programmable Logic Device (PLD) can be programmed to implement logic. There are various technologies available for PLDs. Many use an internal array of AND gates to form logic terms. Many PLDs can be programmed multiple times.





Programmable Logic

100

In general, the required logic for a PLD is developed with the aid of a computer. The logic can be entered using a Hardware Description Language (HDL) such as VHDL. Logic can be specified to the HDL as a text file, a schematic diagram, or a state diagram.

A text entry for a programming a PLD in VHDL as a 2-input NAND gate is shown for reference in the following slide. In this case, the inputs and outputs are first specified. Then the signals are described. Although you are probably not familiar with VHDL, you can see that the program is simple to read.

Floyd, Digital Fundamentals, 10th ed



Programmable Logic

100

entity NandGate is

port(A, B: in bit;

LED: out bit);

end entity NandGate;

architecture GateBehavior of NandGate is

signal A, B: bit;

begin

X **<=** A **nand** B;

LED <= X;

end architecture GateBehavior;

Floyd, Digital Fundamentals, 10th ed



- *Inverter* A logic circuit that inverts or complements its inputs.
- *Truth table* A table showing the inputs and corresponding output(s) of a logic circuit.
 - *Timing* A diagram of waveforms showing the proper time *diagram* relationship of all of the waveforms.
 - Boolean The mathematics of logic circuits.
 algebra
 - **AND gate** A logic gate that produces a HIGH output only when all of its inputs are HIGH.

Floyd, Digital Fundamentals, 10th ed



- *OR gate* A logic gate that produces a HIGH output when one or more inputs are HIGH.
- *NAND gate* A logic gate that produces a LOW output only when all of its inputs are HIGH.
 - *NOR gate* A logic gate that produces a LOW output when one or more inputs are HIGH.
- *Exclusive-OR* A logic gate that produces a HIGH output only *gate* when its two inputs are at opposite levels.
- *Exclusive-NOR* A logic gate that produces a LOW output only *gate* when its two inputs are at opposite levels.

Floyd, Digital Fundamentals, 10th ed

Quiz

1. The truth table for a 2-input AND gate is

	In	puts	Output		Inp	outs	Output
	A	В	X		Α	В	X
a.	0	0	0	b.	0	0	1
а.	0	1	1	0.	0	1	0
	1	0	1		1	0	0
	1	1	0		1	1	0
_							
	Inp	outs	Output		Inp	outs	Output
	A	В	X		A	В	X
	0	0	0		0	0	0
C.	0	1	0	d.	0	1	1
	1	0	0		1	0	1
	1	1	1		1	1	1

Quiz

2. The truth table for a 2-input NOR gate is

	Inputs	Output		Inputs	Output
	A B	X		A B	X
a.	0 0	0	b.	0 0	1
u.	0 1	1	0.	0 1	0
	1 0	1		1 0	0
	1 1	0		1 1	0
	Inputs	Output		Inputs	Output
	A B	X		A B	X
	0 0	0		0 0	0
C.	0 1	0	d.	0 1	1
	1 0	0		1 0	1
	1 1	1		1 1	1

Quiz

3. The truth table for a 2-input XOR gate is

	Inputs	Output		Inputs	Output
	A B	X		A B	X
a.	0 0	0	b.	0 0	1
u.	0 1	1	0.	0 1	0
	1 0	1		1 0	0
	1 1	0		1 1	0
			•		
	Inputs	Output		Inputs	Output
	A B	X		A B	X
	0 0	0		0 0	0
C.	0 1	0	d.	0 1	1
	1 0	0		1 0	1
	1 1	1		1 1	1

)uiz

4. The symbol A = A = X is for a(n)

a. OR gate

b. AND gate

c. NOR gate

d. XOR gate

)uiz



a. OR gate

b. AND gate

c. NOR gate

d. XOR gate

uiz

6. A logic gate that produces a HIGH output only when all of its inputs are HIGH is a(n)

a. OR gate

b. AND gate

c. NOR gate

d. NAND gate

Quiz

7. The expression $X = A \bigoplus B$ means a. A OR B b. A AND B c. A XOR B d. A XNOR B

uiz


8. A 2-input gate produces the output shown. (*X* represents the output.) This is a(n)

a. OR gate

b. AND gate

c. NOR gate

d. NAND gate



Juiz

9. A 2-input gate produces a HIGH output only when the inputs agree. This type of gate is a(n)

a. OR gate

b. AND gate

c. NOR gate

d. XNOR gate

Juiz

10. The required logic for a PLD can be specified in an Hardware Description Language by

a. text entry

b. schematic entry

c. state diagrams

d. all of the above



Answe	rs:
1. c	6. b
2. b	7. c
3. a	8. d
4. a	9. d
5. d	10. d